

To: John Schafer (and Robert Nally)

I find these two patent applications
strangely familiar.

Pay careful attention to Fig. 6 of
"VARIABLE PIXEL DEPTH..." compared
to the diagram on page 7 of R. Nally's
Alpine video proposal.

The Alpine proposal is from 9-10-93

The patent application was filed 4-27-94

Note the name Vlod Bril as inventor

Note the lack of R. Nally.

Any questions?



Regards, Dave Keene

Cirrus Confidential
Business Information

CL 4897

BEST AVAILABLE COPY

00005471-103100



APPLICATIONS

- Presentation
- Video Editing
- Video Authoring
- Video Teleconferencing
- Interactive Education Systems
- Games

Digital Video Processor

OVERVIEW

The CL-PX2070 Digital Video Processor provides a powerful, cost-effective solution on the desktop for computer graphics and imaging. The CL-PX2070 can be used in presentations, video teleconferencing, animation, and video capture for scaling with Video Signal Processors dedicated to compressing and decompressing video data streams.


FEATURES

- Supports up to three simultaneous video data streams
- Video scaling
- Complete Frame Buffer control
- Interfaces to CODECs, decoders, encoders
- Integrated ISA, MCA, and host bus interface
- Supports both YCbCr and RGB formats
- 1/2 - 8 Mbytes of Frame Buffer memory


(cont. next page)

(cont. next page)

Functional Block Diagram



October 1992



Pixel Semiconductor
A Cirrus Logic Company

FEATURES (cont.)

- Video stream format conversion
- Color space conversion
- Supports up to eight simultaneous object buffers
- Programmable, triple-channel LUT RAM
- Precalcing, zoom, and windowing
- Graphic and bit-mapped stream support
- Programmable sync slave or master
- When used with the CL-PX2070 MediaDAC™
 - Simultaneous video and graphics display windows
 - Four simultaneous, overlapping (occluded) display windows
 - Zooms from 1:1 to 256:1
 - 1024 x 768 display @ 85 MHz

OVERVIEW (cont.)

The CL-PX2070 extends the real time video scaling features of the CL-PX0070 VWG by combining the Frame Buffer memory management, arithmetic and logical processing, a programmable host system bus interface, flexible mainstream video data path, and windowing control for multiple simultaneous video data streams.

The CL-PX2070 has four major functional units.

- HUI: Host Interface Unit
- VPU: Video Processing Unit
- RFU: Reference Frame Unit

CL-PX2070 Video Processor

HUI: Host Interface Unit
The HUI interfaces the CL-PX2070 to the host system. The unit supports high speed DMA transfers of graphic or video data between the host system and the Frame Buffer through direct access to FIFOs in the Video Processing Unit, and provides access to the CL-PX2070 control registers.

VBU: Video Bus Unit

The VBU manages the flow of video and graphic streams between the CL-PX2070 and up to three independent devices (including the host system). It also provides a data path between the CL-PX2070 and the host system for bidirectional graphic streams through the HUI.

The VBU provides two independent, real time video I/O ports, and contains two subunits — VIU and VSU.

Video ports V1 and V2 have the following characteristics:

- Each can be configured as input only, output only, or pixel- or field duplexed I/O;
- Each provides programmable sync polarity;
- Either port can use the sync generator provided by the CL-PX2070;
- Each supports the following formats:
 - 16 bit 4:2:2 YCbCr, 12 bit 4:1:1 YCbCr, 16 bit RGB, 8 bit RGB (input);
 - 16 bit YCbCr, 16 bit RGB, 8 bit RGB (output);

	ISA Bus Interface	MCA Bus Interface	Local Hardware Interface
Interface	CL-PX2070 interfaces with the host system interface bus	CL-PX2070 interfaces with the host system interface bus	CL-PX2070 interfaces with the processor bus
Multiplex Support	CL-PX2070 signals support the required host system address/data multiplexing, and provide bidirectional buffering of the host system data bus	CL-PX2070 signals support the required host system address/data multiplexing, and provide bidirectional buffering of the host system data bus	N/A
Address Decode	CL-PX2070 internally decodes the bus address during system I/O cycles	CL-PX2070 internally decodes the bus address during system I/O cycles	The host system provides the decoded chip select signal for use with register select input signals
DMA	DMA through I/O port	N/A	DMA through dedicated port or I/O port

October 1992

PRELIMINARY DATA SHEET

CL-PX2070 Video Processor

- V2 controls the video stream data flow between the CL-PX2070 and typical CODEC devices.

The VIU (Video Interface Unit) controls the flow of internal video streams through the video ports to all external devices. It specifies:

- the source and direction of video stream and sync control inputs;
- the Field Toggle Mode and field ID signals;
- the watchdog timer feature.

The VSU (Video Sync Unit) implements identical, independent reference signals for each video port:

- Vertical sync specifies the beginning of a field or frame.
- Horizontal sync specifies the beginning of a line.
- Horizontal/composite blanking specifies the horizontal/composite blanking interval.

Each video port independently controls sync polarity for each of these signals. Two VIU master control registers provide matching fields that specify input and output sync modes. FIFO D can send to, and FIFO F can receive from, the HUI directly.


VPU: Video Processing Unit

The VPU provides field-oriented video processing. It can simultaneously process two external, bidirectional real-time video streams and a single external, bidirectional host video or graphic data stream.

As shown in the functional block diagram on the cover, the VPU has five subunits: the IPU1, IPU2, OPU, ALU, and SIU.

The IPU1 (Input Processor Unit 1) prepares an input video stream for ALU processing and/or storage in the Frame Buffer, then outputs the prepared stream to the Frame Buffer Data Bus. Its video processing features include:

- YCbCr and RGB input stream format conversion;
- color space conversion;
- programmable data tagging;
- three channel lookup table operations;
- horizontal precalcing;
- window clipping;
- horizontal and vertical scaling, and



Pixel Semiconductor
A Cirrus Logic Company

- output stream format conversion.

The IPU2 (Input Processor Unit 2) provides precalcing and windowing.

The OPU (Output Processor Unit) provides fourth window clipping, and output format functions

The ALU (Arithmetic Logic Unit), shown below, performs logical and lagging operations for RCU and 8 bit pseudo color streams. The ALU also performs arithmetic, logical, and lagging operations for YCbCr streams. Its registers control stream for mat, operand source selection, lagging operation selection, and arithmetic or logical operation for both field times. The ALU can process up to three simultaneous video streams input through its FIFOs.

The SIU (Sequencer/Instruction Unit) is a special purpose microcontroller that coordinates the flow of multiple, simultaneous data streams between the IPU1, IPU2, OPU, ALU, and OBU.

The SIU is field based when processing interleaved video data, distinguishing between the vertical sync pulses for each field and executing one of two different instruction sequences. The manner in which it executes these instructions causes multiple stream flows to appear concurrent.

RFU: Reference Frame Unit

The RFU provides simultaneous access to eight object buffers and four display windows. It has three subunits — OBU, DWU, and MMU.

The OBU (Object Buffer Unit) allows each object buffer to be locked to either video source, or to be programmed to operate independently. Object buffers may also be placed anywhere within the linearly addressable Frame Buffer. OBU Registers specify the size, location, operating mode, X and Y raster directions, FIFO association, chrominance and luminance channel masking, and output destination for each object buffer.

The DWU (Display Window Unit) allows each display window to be any size or location. When used with the CL-PX2080, display windows can overlap.

The MMU (Memory Management Unit) provides the Frame Buffer control interface for up to 16 Mbytes of DRAM or VHBM.

October 1992

PRELIMINARY DATA SHEET

Table of Contents

CONVENTIONS, ABBREVIATIONS, AND TRADEMARKS		10
1. PIN INFORMATION		12
1.1	Pin Diagrams	12
1.2	Pin Assignment Table	15
2. DETAILED SIGNAL DESCRIPTIONS		18
2.1	Processor Interface — ISA Bus Mode	18
2.2	Processor Interface — MCA Bus Mode	19
2.3	Processor Interface — Local Hardware Interface Mode	20
2.4	Graphics Overlay Interface	21
2.5	Video Port 1 Interface	21
2.6	Video Port 2 Interface	22
2.7	Frame Buffer Interface	23
2.8	Power and Ground	24
3. FUNCTIONAL DESCRIPTION		25
3.1	HIU Host Interface Unit	27
3.1.1	Hardware Configuration	27
3.1.1.1	CL-PX2070 Configuration	27
3.1.1.2	Host System Bus Configuration	27
3.1.1.3	Frame Buffer Configuration	29
3.1.1.4	Port Address Configuration	37
3.1.2	Register and Frame Buffer Interface	37
3.1.2.1	Internal Register Access	37
3.1.2.2	Accessing the Frame Buffer	37
3.2	VLU Video LUT Unit	38
3.2.1	Video Ports V1 and V2	38
3.2.2	VLU Video Interface Unit	40
3.2.2.1	Video Stream and Sync Control Inputs	40
3.2.2.2	Field Toggling and Field ID	42
3.2.2.3	Watchdog Timer	42
3.2.3	VSU Video Sync Unit	43
3.3	VPU Video Processor Unit	43
3.3.1	SIU Sequencer Instruction Unit	46
3.3.1.1	Programming the SIU	47
3.3.1.2	Master Control Register SIU MCR	48
3.3.1.3	Sequencer Instruction Memory SIUs, SIM	49
3.3.1.4	Accessing FIFO Control/Status Indicators	50
3.3.2	IPI Input Processor Unit 1	50
3.3.2.1	Input Format Converter and Chrominance Interpolator	52
3.3.2.2	Input Tag Unit	54
3.3.2.3	Color Space Converter	54
3.3.2.4	LUT RAM	54
3.3.2.5	X Prescaler	56
3.3.2.6	Window Clipping and XY Scaler	56

October 1992

PRELIMINARY DATA SHEET

ATT1019145

3.3.2.7	IPIU1 Interrupt Request Unit	56
3.3.2.8	Output Format Converter Unit	56
3.3.3	IPIU2 Input Processor Unit 2	60
3.3.3.1	IPIU2 X Prescaler	61
3.3.3.2	IPIU2 Window Clipping Unit	61
3.3.3.3	IPIU2 Interrupt Request Unit	61
3.3.4	ALU Arithmetic and Logic Unit	64
3.3.4.1	Operand Selection	64
3.3.4.2	Data Tagging	66
3.3.4.3	Logical Operations	67
3.3.4.4	Arithmetic Operations	67
3.3.4.5	Output Selection	68
3.3.4.6	Special a Mixed Y Scaling Mode	68
3.3.5	OPU Output Processor Unit	69
3.3.5.1	Output Format Converter	69
3.3.5.2	2:1 X Zoom Unit	70
3.3.5.3	OPU Window Clipping Unit	70
3.4	RFU Reference Frame Unit	72
3.4.1	OFU Object Buffer Unit	74
3.4.1.1	OFU Operation Modes	76
3.4.2	Interrupt Request Unit	76
3.4.3	OFU Display Window Unit	76
3.4.4	MMU Memory Management Unit	79
3.4.4.1	Frame Buffer Architecture	80
4. DETAILED REGISTER DESCRIPTIONS		81
4.1	HIU Host Interface Unit — Registers	81
4.1.1	HIU CSU Configuration Setup (Read Only)	82
4.1.2	HIU DBG Debug Control (Write Only)	83
4.1.3	HIU DRD Debug Read (Read Only)	84
4.1.4	HIU OCS Operation Control/Status (Read/Write)	85
4.1.5	HIU IRQ Interrupt Request (Read Only)	86
4.1.6	HIU RIN Register Index (Read/Write)	87
4.1.7	HIU RDT Register Data Port	88
4.1.8	HIU MDT Memory Data Port (Read/Write)	88
4.1.9	HIU IMD Indexed Memory Data (Local Hardware Interface Mode)	89
4.1.10	HIU ISU Interrupt Setup	90
4.2	VBU Video Bus Unit — Registers	91
4.2.1	VLU Video Interface Unit	91
4.2.1.1	VLU MCRp Master Control	92
4.2.1.2	VLU DPCI Data Path Control	94
4.2.1.3	VLU WDT Watchdog Timer	95
4.2.2	VSU Video Sync Unit	96
4.2.2.1	VSU HSW Horizontal Sync Width	96
4.2.2.2	VSU HAD Horizontal Active Delay	97
4.2.2.3	VSU HAP Horizontal Active Pixels	97
4.2.2.4	VSU HP Horizontal Period	98
4.2.2.5	VSU VSW Vertical Sync Width	98
4.2.2.6	VSU VAD Vertical Active Delay	98

October 1992

PRELIMINARY DATA SHEET



Pixel
Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

4.3	VPU Video Processor Unit — Registers	99
4.3.1	VPU Global Control	99
4.3.2	VPU Input Processor Unit 1	100
4.3.2.1	IPU1 PIX Pixel Count	105
4.3.2.2	IPU1 LIC Line Count	106
4.3.2.3	IPU1 FLC Field Count	106
4.3.2.4	IPU1 LIR Line Count Interrupt Request	107
4.3.2.5	IPU1 FIR Field Count Interrupt Request	107
4.3.2.6	IPU1 IIRB LUT IAM Base Address	108
4.3.2.7	IPU1 LHD LUT IAM Data	108
4.3.2.8	IPU1 MCR Master Control	109
4.3.2.9	IPU1 XBR X Begin	109
4.3.2.10	IPU1 XBR X End	111
4.3.2.11	IPU1 XBR Y Begin	112
4.3.2.12	IPU1 XBR Y End	113
4.3.2.13	IPU1 YBR Y Begin	114
4.3.2.14	IPU1 YBR Y End	115
4.3.2.15	IPU1 YFC Y Shrink	116
4.3.2.16	IPU1 YFC Y Shrink	117
4.3.3	IPU2 Input Processor Unit 2	117
4.3.3.1	IPU2 PIX Pixel Count	119
4.3.3.2	IPU2 LIC Line Count	119
4.3.3.3	IPU2 FLC Field Count	120
4.3.3.4	IPU2 LIR Line Count Interrupt Request	120
4.3.3.5	IPU2 FIR Field Count Interrupt Request	121
4.3.3.6	IPU2 MCR Master Control	121
4.3.3.7	IPU2 XBR X Begin	122
4.3.3.8	IPU2 XBR X End	122
4.3.3.9	IPU2 YBR Y Begin	123
4.3.3.10	IPU2 YBR Y End	123
4.3.4	SBU Sequence Instruction Unit	124
4.3.4.1	SU MCR Master Control	124
4.3.4.2	SU FCS FIFO Control/Status	124
4.3.4.3	SU FOU FIFO Overflow/Underflow	126
4.3.4.4	SUS SIM Sequence Instruction Memory	127
4.3.5	ALU Arithmetic and Logic Unit	127
4.3.5.1	ALU MCR Master Control	128
4.3.5.2	ALU TOP Tag Operation	128
4.3.5.3	ALU AV Alpha Value	129
4.3.5.4	ALU LOP Logic Operation	130
4.3.5.5	ALU CA Constant A	131
4.3.5.6	ALU CB Constant B	131
4.3.5.7	ALU CC Constant C	132
4.3.6	OPU Output Processing Unit	133
4.3.6.1	OPU MCR Master Control	133
4.3.6.2	OPU XBR X Begin	134

PRELIMINARY DATA SHEET

October 1992



Pixel
Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

4.3.6.3	OPU XBR X End	134
4.3.6.4	OPU YBR Y Begin	135
4.3.6.5	OPU YBR Y End	136
4.4	RPU Reference Frame Unit — Registers	140
4.4.1	RPU Object Buffer Unit	140
4.4.1.1	OBUR MCR Object Buffer Master Control	141
4.4.1.2	OBUR RFX Object Buffer Reference Frame X Size	141
4.4.1.3	OBUR LSB Object Buffer Linear Start Address	142
4.4.1.4	OBUR BSA Object Buffer Size	143
4.4.1.5	OBUR DEC Object Buffer Decimate Control	144
4.4.2	MMU Memory Management Unit	145
4.4.2.1	MMU MCR Master Control	145
4.4.3	DWU Display Window Unit	146
4.4.3.1	DWU MCR Display Window Master Control	147
4.4.3.2	DWU DZF Display Window Horizontal Control Register	148
4.4.3.3	DWU DZF Display Window Display Zoom Factor	149
4.4.3.4	DWU RFX Display Window Reference Frame X Size	150
4.4.3.5	DWU LSB Display Window Linear Start Address	151
4.4.3.6	DWU WSA Display Window Size	152
4.4.3.7	DWU DSA Display Window Display Start	153
5	ELECTRICAL SPECIFICATIONS	153
5.1	Absolute Maximum Ratings	153
5.2	CL PX2070 Specifications (Digital)	153
5.3	CL PX2070 DC Characteristics	154
5.4	AC Characteristics/Timing Information	154
5.4.1	Index of Timing Information	155
5.4.2	VO Timing (ISA Bus)	156
5.4.3	DMA Timing (ISA Bus)	157
5.4.4	MCA I/O Cycle Timing	159
5.4.5	CDSFDRK Timing (MCA Bus)	159
5.4.6	CDSFDRK Timing (MCA Bus)	160
5.4.7	Write Timing (Local Hardware Interface)	161
5.4.8	Read Timing (Local Hardware Interface)	162
5.4.9	IO DMA Timing (Local Hardware Interface)	165
5.4.10	Input Video Timing	165
5.4.11	Input Video Timing	166
6	PACKAGE DIMENSIONS — 160-Lead PQFP	166
7	ORDERING INFORMATION	167

List of Figures

Figure 1.1	Pin Diagram — ISA Bus Interface	12
Figure 1.2	Pin Diagram — MCA Bus Interface	13
Figure 1.3	Pin Diagram — Local Hardware Interface	14
Figure 3.1	Functional Block Diagram	25

PRELIMINARY DATA SHEET

October 1992




Pixel
Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

Figure 3-2	Typical CL PX2070 System Interconnection	26
Figure 3-3	External Configuration	28
Figure 3-4	Default (Local) Configuration	28
Figure 3-5	ISA Bus Interface for Register Access Cycles	31
Figure 3-6	ISA Bus Interface for DMA Cycles	32
Figure 3-7	ISA and MCA Interface Address/Data Multiplexers	33
Figure 3-8	MCA Bus Interface for Register Access Cycles	34
Figure 3-9	Local Hardware Interface Write Cycle	35
Figure 3-10	Read Timing (Local Hardware Interface)	35
Figure 3-11	Local Hardware Interface DMA Cycles	36
Figure 3-12	Register Access	38
Figure 3-13	Possible Paths for Video Data	39
Figure 3-14	Programmability of the Internal Sync Generator	45
Figure 3-15	STU Instruction Flow	47
Figure 3-16	IPU1 Input Processor Unit 1	51
Figure 3-17	Input Tag Unit	55
Figure 3-18	Window Clipping and XY Scaling Control Registers	56
Figure 3-19	Input Processing Unit 2	60
Figure 3-20	IPU2 2.1 Prescaler Example	61
Figure 3-21	IPU2 Window Clipping Unit	62
Figure 3-22	ALU Simplified Block Diagram	63
Figure 3-23	ALU Arithmetic and Logic Unit	65
Figure 3-24	OPU Output Processor Unit	68
Figure 3-25	The Reference Frame Unit	70
Figure 3-26	Frame Buffer Addressing (32 bit)	71
Figure 3-27	Reference Frame Allocation	71
Figure 3-28	Object Buffer	72
Figure 3-29	XY B/LT Direction Control	75
Figure 3-30	Display Window	77
Figure 3-31	Frame Buffer Addressing (16 Bit)	79
Figure 3-32	Typical Frame Buffer Implementation	80
Figure 4-1	VSU Horizontal Sync Timing	95
Figure 4-2	VSU Vertical Sync Timing	95
Figure 5-1	IO Timing (ISA Bus)	155
Figure 5-2	DMA Timing (ISA Bus)	156
Figure 5-3	MCA IO Cycle Timing	158
Figure 5-4	CDSFDBK Timing (MCA Bus)	159
Figure 5-5	CDSFDBK Timing (MCA Bus)	159
Figure 5-6	Write Timing (Local Hardware Interface)	160
Figure 5-7	Read Timing (Local Hardware Interface)	161
Figure 5-8	DMA Timing (Local Hardware Interface)	163
Figure 5-9	Input Video Timing	164
Figure 5-10	Input Video Timing	165
Figure 6-1	CL PX2070 Package Information	166
Figure 6-2	CL PX2070 Package Information (Expanded View)	167

CL-PX2070
Video Processor

Table 3-1	Register Bit Assignments — External and Default (Local) Configurations	27
Table 3-2	CL-PX2070 System Interface Highlights	29
Table 3-3	Host System Bus I/O Pins	30
Table 3-4	IO Address Maps	37
Table 3-5	Video Stream and Sync Control Inputs — Control Registers	41
Table 3-6	Field Flogging and Field ID — Control Registers	42
Table 3-7	Watchdog Timer — Control Registers	42
Table 3-8	Input and Output Sync Modes — Control Registers	43
Table 3-9	Horizontal and Vertical References — Control Registers	44
Table 3-10	CL PX2070 FIFOs	46
Table 3-11	Master Control Register STU_MCR	48
Table 3-12	STUs, SIM Instruction Fields	49
Table 3-13	Accessing FIFO Control/Status Indicators — Control Registers	50
Table 3-14	YDCI Video Input Stream Formats	52
Table 3-15	16 bit RGB Video Input Stream Formats	53
Table 3-16	8 bit Pseudocolor Video Input Stream Formats	53
Table 3-17	IPU1 Interrupt Request Unit — Control Registers	58
Table 3-18	Frame Buffer Data Formats	59
Table 3-19	IPU2 Window Clipping Unit — Control Registers	61
Table 3-20	IPU2 Interrupt Request Unit — Control Registers	62
Table 3-21	Operand Selection — Control Registers	64
Table 3-22	Data Tagging — Control Registers	66
Table 3-23	Arithmetic Operations	67
Table 3-24	Arithmetic Operations — Control Registers	67
Table 3-25	OPU Window Clipping Unit — Control Registers	69
Table 3-26	Object Buffers — Control Registers	73
Table 3-27	OPU Operation Modes — Control Registers	74
Table 3-28	OPU Display Window Unit — Control Registers	77
Table 3-29	MMU Memory Management Unit — Control Registers	79
Table 4-1	Variables Used in Register Names	81
Table 4-2	H/U Register Address Map	81
Table 4-3	H/U Registers Accessed by the Register Data Port	81
Table 4-4	VBU Registers Accessed by the Register Data Port	90
Table 4-5	VPU Registers Accessed by the Register Data Port	100
Table 5-1	IO Timing (ISA Bus)	136
Table 5-2	DMA Timing (ISA Bus)	155
Table 5-3	MCA IO Cycle Timing	157
Table 5-4	CDSFDBK Timing (MCA Bus)	159
Table 5-5	CDSFDBK Timing (MCA Bus)	159
Table 5-6	Local Hardware Interface Mode Write	160
Table 5-7	Local Hardware Interface Mode Read	161
Table 5-8	Local Hardware Interface Mode DMA Timing	162
Table 5-9	Input Video Timing	164
Table 5-10	Input Video Timing	165



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

CONVENTIONS, ABBREVIATIONS, AND TRADEMARKS

CONVENTIONS

Conventions used in this document are described in the following example:

VIU, DPC1	Register names that contain lower case variables represent groups of registers with similar functions. For example, VIU, DPC1 represents both of the Datapath Control registers — register VIU, DPC1 (Datapath Control Field 1) and register VIU, DPC2 (Datapath Control Field 2). Table 4-1 on page 84 defines all variables used in this manner.
-----------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


ABBREVIATIONS, ACRONYMS, AND MNEMONICS

Abbreviations, acronyms, and mnemonics used in this document are described in the following table:

ALU	Arithmetic and Logic Unit
CODEC	Code/Decode or Compress/decompress
CPU	Central Processing Unit
CRT	Cathode Ray Tube
CIAG	Control Tag Multiplexer signal
DMA	Direct Memory Access
DRAM	Dynamic Random Access Memory
DWU	Display Window Unit
FBU	Frame Buffer Data
FIFO	First In First Out
ISA	Industry Standard Architecture
I/O	Input / Output
LSA	Linear Slat Address
JPEG	Joint Photographic Expert Group
LSB	Least Significant Byte
LSU	Least Significant Unit
LUT	Look Up Table
MCA	Micro Channel Architecture
MMU	Memory Management Unit
MSB	Most Significant Byte

ATI019148

CL-PX2070
Video Processor




Pixel Semiconductor
A Cirrus Logic Company

MSB	Most Significant Bit
OPU	Output Processor Unit
OTAG	Output Tag Multiplexer signal
IPU1	Input Processor Unit 1
IPU2	Input Processor Unit 2
POFP	Plastic Quad Flat Pack
PSE	PreScaler Enable
RGB	Red, Green, Blue
RAM	Random Access Memory
RFU	Reference Frame Unit
SIM	Sequencer Instruction Memory
SU	Sequencer Instruction Unit
VPU	Video Processor Unit
VRAM	Video Dynamic Random Access Memory
YCbCr	Components of the CCIR601 color representation standard: Luminance, Y; Blue, Y-blue; Chrominance, Y-blue

TRADEMARKS

Trademarks used in this document are described in the following table:

MediaDAC™ is a trademark of Pixel Semiconductor, Inc.



CL-PX2070
Video Processor

1. PIN INFORMATION

The CL-PX2070 is available in a 160 lead Plastic Quad Flat Pack (PQFP) surface mount package. It can be configured for ISA, MCA, and local hardware interface configurations, as shown in Figure 1-1, Figure 1-2, and Figure 1-3.

NOTE: (*) denotes active low signals

1.1 Pin Diagrams




Figure 1-1. Pin Diagram — ISA Bus Interface

CL-PX2070
Video Processor




Figure 1-2. Pin Diagram — MCA Bus Interface




Figure 1-3. Pin Diagram — Local Hardware Interface

1.2 Pin Assignment Table

The following conventions are used in the pin assignment table:

I - active low signal

O - output

I/O - input/output

PWR - power

TTL - the pad has standard TTL input threshold and output levels

OD - open drain, TTL inputs

4 - 4 mA sink and 2 mA source drive capability

24 - 24 mA sink and 8 mA source drive capability

N/A - not applicable

NAME	PIN	TYPE	CELL	FUNCTION
PROCESSOR INTERFACE — ISA BUS MODE				
SAQ15 0j	48, 62, 65	I/O	TTL, 4	Address/Data Bus
DEN*	44	OD	TTL, 8	Data Buffer Enable
DDIR	43	OD	TTL, 8	Data Buffer Direction
IOR*	35	I	TTL	I/O Read
IOW*	36	I	TTL	I/O Write
AEN	32	I	TTL	Address Enable
DMARQ	38	O	TTL, 4	DMA Request
DMACK*	37	I	TTL	DMA Acknowledge
IRO	45	O	TTL, 4	Interrupt Request
CHRDY	40	OD	TTL, 24	Channel Ready
IO16*	39	OD	TTL, 24	16 bit I/O Cycle
BCLK	41	I	TTL	Bus Clock
RESET	42	I	TTL	Reset
NC	33	N/A	N/A	No Connect (must be left floating)
AUXCS*	34	I	TTL	Auxiliary Chip Select
PROCESSOR INTERFACE — MCA BUS MODE				
AQ15 0j	48, 62, 65	I/O	TTL, 4	Address/Data Bus
DEN*	44	OD	TTL, 8	Data Buffer Enable
DDIR	43	OD	TTL, 8	Data Buffer Direction
S1*	35	I	TTL	Status 1
S0*	36	I	TTL	Status 0
CARDEN	34	I	TTL	Card Enable
MIO*	32	I	TTL	Memory or I/O Cycle
CDSPDBK*	38	O	TTL, 4	Card Select Feedback
CDSETUP*	37	I	TTL	Card Setup
IRO*	45	O	TTL, 4	Interrupt Request
COCHRDY	40	OD	TTL, 24	Channel Ready
CMD16*	39	OD	TTL, 24	Card Data Size
CMO*	41	I	TTL	Command
CDRESET	42	I	TTL	Reset
ADL*	33	I	TTL	Address Latch




Pixel
Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

NAME	PIN	TYPE	CELL	FUNCTION (cont.)
PROCESSOR INTERFACE — LOCAL HARDWARE INTERFACE MODE				
DIS[0]	48, 62, 65	I/O	TTL, 4	Data Bus
RST[0]	34, 33, 44	I	TTL, 4	Register Select
BLAST	43	O	TTL, 4	Burst Last
IOR	35	I	TTL, 4	I/O Read Cycle
IOW	36	I	TTL, 4	I/O Write Cycle
CS	32	O	TTL, 4	Chip Select
DMARQ	38	O	TTL, 4	DMA Request
DMACK	37	I	TTL, 4	DMA Acknowledge
IRQ	45	O	TTL, 4	Interrupt Request
CHRDY	40	O	TTL, 24	Channel Ready
CLK	41	O	TTL	Processor Clock
RESET	42	I	TTL	Reset
NC	39	NA	NA	No Connect (must be left floating)
GRAPHICS OVERLAY INTERFACE				
GPCLK	69	I	TTL	Pixel Clock
GVS	67	I	TTL	Vertical Sync
GHS	66	I	TTL	Horizontal Sync
GUL	68	I	TTL	Blanking
VIDEO PORT 1 INTERFACE				
VCLK	2	I	TTL	Video Data Clock
VDS[0]	137, 138	I/O	TTL, 4	Video Data Bus
VHS	1	I/O	TTL, 4	Vertical Sync
VHS	160	I/O	TTL, 4	Horizontal Sync
VHBL	159	I/O	TTL, 4	Horizontal/Composite Blanking
VIPH	158	I	TTL	Phase
VIRN	157	O	TTL, 4	Input Enable
VIDEO PORT 2 INTERFACE				
VCLK	29	I	TTL	Video Data Clock
VDS[0]	3, 12, 14, 16	I/O	TTL, 4	Video Data Bus
VHS	19, 20, 22	I/O	TTL, 4	Vertical Sync
VHS	26	I/O	TTL, 4	Horizontal Sync
VHBL	25	I/O	TTL, 4	Horizontal/Composite Blanking
VIPH	24	I	TTL	Phase
VIRN	23	O	TTL, 4	Input Enable
STALLQ	31	I	TTL	Stall Request
STALL	30	O	TTL, 4	Stall


ATI019151

CL-PX2070
Video Processor



Pixel
Semiconductor
A Cirrus Logic Company

NAME	PIN	TYPE	CELL	FUNCTION (cont.)
FRAME BUFFER INTERFACE				
FBI[0]	99, 101, 102, 105, 107, 109, 125	I/O	TTL, 4	Data Bus
FBI[0]	128, 136	O	TTL, 8	Address Bus
RAS[0]	98, 94, 92, 88	O	TTL, 8	Row Address Strobe
CAS[0]	87, 86	O	TTL, 8	Column Address Strobe
WE	85, 84	O	TTL, 8	Write Enable
DT	83	O	TTL, 12	Data Transfer Enable
FRDY	82	I	TTL	FIFO Ready
ZC[0]	81	O	TTL, 4	Zoom Control Bus
SBCLK	76	O	TTL, 8	Serial Bus Clock
SOE[0]	73, 72	O	TTL, 8	VRAM Serial Port Output Enable
MCLK	71	I	TTL	Memory Clock
FCLK	70	O	TTL, 8	FIFO Write Clock
POWER				
VDD	18, 21, 46, 64, 75, 100, 103, 126, 140, 155	PWR	N/A	+5 VDC for Digital Logic and Interface Buffers
VSS	13, 17, 28, 47, 63, 74, 93, 104, 108, 127, 139, 154	PWII	N/A	Ground for Digital Logic and Interface Buffers



Pixel
Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

2. DETAILED SIGNAL DESCRIPTIONS

2.1 Processor Interface — ISA Bus Mode

Signal	Pin	Type	Cell	Function
SAQ[15:0]	48-62, 65	IO	TTL, 4	Address/Data Bus: Bidirectional, multiplexed address/data bus that transfers video data between the host system and the CL-PX2070
DEN*	44	OD	TTL, 6	Data Buffer Enable: When pulled low, enables the host data bus buffer
DDIR	43	OD	TTL, 8	Data Buffer Direction: Specifies the direction of data flow. When high, the host system is writing data to SAQ[15:0]; when low, the host system is reading data from SAQ[15:0]
KIR*	35	I	TTL	IO Read: Specifies an IO read cycle
IOW*	36	I	TTL	IO Write: Specifies an IO write cycle
AEN	32	I	TTL	Address Enable: Specifies that a DMA cycle is in progress
DMAREQ	38	O	TTL, 4	DMA Request: Specifies that the CL-PX2070 is requesting a DMA transfer
DMAACK*	37	I	TTL	DMA Acknowledge: Specifies that the host system is ready to perform a DMA transfer
IRQ	45	O	TTL, 4	Interrupt Request: Specifies that the CL-PX2070 is requesting service from the host system
CHIRDY	40	OD	TTL, 24	Channel Ready: When pulled low, specifies that the CL-PX2070 is not ready to complete the current host access cycle. The CL-PX2070 releases CHIRDY to indicate that the current host access cycle should be completed
IO16*	39	OD	TTL, 24	16-bit IO Cycle: Specifies that the CL-PX2070 is able to respond as a 16-bit IO data device for both read and write cycles
BCLK	41	I	TTL	Bus Clock: Clock input used to synchronize access between the host system and the CL-PX2070
RESET	42	I	TTL	Reset: Causes the CL-PX2070 to cease all activity and perform a hardware reset
NC	33	N/A	N/A	No Connect: (must be left floating)
AUXCS*	34	TTL	TTL	Auxiliary Chip Select: When programmed for AuxISA Mode, primary and secondary addresses are ignored. AUXCS* and SAQ[3:1] select specific registers

AT1019152

CL-PX2070
Video Processor



Pixel
Semiconductor
A Cirrus Logic Company

2.2 Processor Interface — MCA Bus Mode

Signal	Pin	Type	Cell	Function
AD[15:0]	48-62, 65	IO	TTL, 4	Address/Data Bus: Bidirectional, multiplexed address/data bus that transfers video data between the host system and the CL-PX2070
DEN*	44	OD	TTL, 8	Data Buffer Enable: When pulled low, enables the host data bus buffer
DDIR	43	OD	TTL, 8	Data Buffer Direction: Specifies the direction of data flow. When high, the host system is writing data to SAQ[15:0]; when low, the host system is reading data from SAQ[15:0]
S1*	35	I	TTL	Status 1: Used with MIO* and S0* to specify the current bus cycle (see table under MIO*)
S0*	36	I	TTL	Status 0: Used with MIO* and S1* to specify the current bus cycle (see table under MIO*)
CARDEN	34	I	TTL	Card Enable: Specifies that the data on bus AD[15:0] is valid (see table under MIO*)
MIO*	32	I	TTL	Memory or IO Cycle: Used with S1* and S0* to specify the current bus cycle
				MIO* S0* S1*
				0 0 0 Reserved
				0 0 1 IO Write
				0 1 0 IO Read
				0 1 1 Inactive
				1 0 0 Reserved
				1 0 1 Memory Write
				1 1 0 Memory Read
				1 1 1 Inactive
CDSFDBK*	38	O	TTL, 4	Card Select Feedback: Specifies that the CL-PX2070 has received the current address and status inputs. The CL-PX2070 does not drive CDSFDBK* low during the configuration period (CDSFCLK* low)
COSETUP*	37	I	TTL	Card Setup: Specifies that the host system is accessing the configuration (POS programmable option select) registers of the MCA adapter. (The adapter ID and configuration data is obtained by performing an IO read cycle to the CL-PX2070. It contains POS 100, 101, and 102.)
IRQ*	45	O	TTL, 4	Interrupt Request: Specifies that the CL-PX2070 is requesting service from the host system
CDCHRDY	40	OD	TTL, 24	Channel Ready: When pulled low, specifies that the CL-PX2070 is not ready to complete the current host access cycle. The CL-PX2070 releases CDCHRDY to indicate that the current host access cycle should be completed



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

Signal	Pin	Type	Cell	Function (cont.)
CUUS16*	39	UD	TTL, 24	Card Data Size: Specifies that the CL PX2070 is able to respond as a 16 bit I/O data device for both read and write cycles.
CMU1*	41	I	TTL	Command: Specifies that valid data is on bus AUX15 [0] during a write cycle, and that the CL PX2070 should place valid data on the bus during a read cycle.
CDRE SL1	42	I	TTL	Reset: Causes the CL PX2070 to cease all activity and perform a hardware reset.
ADL*	33	I	TTL	Address Latch: Used to demultiplex the address from bus AUX15 [0], and status from signals MIO*, SI*, and SO*. The address and status must be valid during the LOW to HIGH transition.

2.3 Processor Interface — Local Hardware Interface Mode

Signal	Pin	Type	Cell	Function
DI15 [0]	48, 62, 65	IO	TTL, 4	Data Bus: Bidirectional data bus that transfers video data between the host system and the CL PX2070.
RSID [1]	34, 33, 44	I	TTL	Register Select: Specifies the register address during a host access.
BLAST*	43	O	TTL, 4	Burst Last: Specifies the last cycle of a DMA transfer.
IOR*	35	I	TTL	I/O Read Cycle: Specifies an I/O read cycle.
IOW*	36	I	TTL	I/O Write Cycle: Specifies an I/O write cycle.
CS*	32	I	TTL	Chip Select: Specifies that the host system is accessing the CL PX2070.
DMARQ*	38	O	TTL, 4	DMA Request: Specifies that the CL PX2070 is requesting a DMA transfer.
DMACK*	37	I	TTL	DMA Acknowledge: Specifies that the host system is ready to perform a DMA transfer.
IRQ*	45	O	TTL, 4	Interrupt Request: Specifies that the CL PX2070 is requesting service from the host system.
CHRDY*	40	OD	TTL, 24	Channel Ready: When asserted, indicates that the CL PX2070 is not ready to complete the current host access cycle. The CL PX2070 releases CHRDY to indicate that the current host access cycle should be completed.
PCLOCK	41	I	TTL	Processor Clock: This input clock is used to synchronize the flow of data on bus DI15 [0] during DMA data transfers.

CL-PX2070
Video Processor



Pixel Semiconductor
A Cirrus Logic Company

Signal	Pin	Type	Cell	Function (cont.)
RESET	42	I	TTL	Reset: This active high input signal causes the CL PX2070 to cease all activity and perform a hardware reset.
NC	39	N/A	N/A	No Connect: (must be left floating)

2.4 Graphics Overlay Interface

Signal	Pin	Type	Cell	Function
GPCLK	69	I	TTL	Pixel Clock: Clocks display output pixel data from the graphics controller.
GVS	67	I	TTL	Vertical Sync: Identifies the start of the vertical sync interval. A vertical sync pulse is generated once every field line for interlaced data, and once every frame line for non interlaced data. Its polarity can be specified as either active high or active low.
GHS	66	I	TTL	Horizontal Sync: Identifies the start of the horizontal sync interval. A horizontal sync pulse is generated once for each input line. Its polarity can be specified as either active high or active low.
GBL	68	I	TTL	Blanking: Identifies the blanking interval. Its polarity can be specified as either active high or active low.

2.5 Video Port 1 Interface

Signal	Pin	Type	Cell	Function
VICLK	2	I	TTL	Video Data Clock: Clocks bidirectional video data on bus VIQ15 [0].
VIQ15 [0]	156, 153, 141, 138, 137	IO	TTL, 4	Video Data Bus: Bidirectional data bus that transfers video data between the CL PX2070 and an external device.
VIVS	1	VO	TTL, 4	Vertical Sync: Identifies the start of the vertical sync interval. A vertical sync pulse is generated once every field line for interlaced data, and once every frame line for non interlaced data. It can be specified as active high or active low.
VHHS	160	VO	TTL, 4	Horizontal Sync: Identifies the start of the horizontal sync interval. It can be specified as either active high or active low.
VIBL	159	VO	TTL, 4	Horizontal/Composite Blanking: Identifies the blanking interval. It can be specified as active high or active low.

Signal	Pin	Type	Cell	Function (cont.)
V1PH	156	I	I1L, 4	Phase: Controls data qualification and displaying of video data on bus V1Q[15:0]
V1EN	157	O	I1L, 4	Input Enable: Specifies that the CL PX2070 is not driving bus V1Q[15:0]. V1EN can be used as a tristate control by an external buffer connected to bus V1Q[15:0]

2.6 Video Port 2 Interface

Signal	Pin	Type	Cell	Function
V2CLK	29	I	I1L	Video Data Clock: Clocks bidirectional video data on bus V2Q[15:0]
V2Q[15:0]	3, 12, 14, 16, 19, 20, 22	I/O	I1L, 4	Video Data Bus: Transfers video data between the CL PX2070 and an external device
V2VS	27	I/O	I1L, 4	Vertical Sync: Identifies the start of the vertical sync interval. A vertical sync pulse is generated once every field time for interlaced data, and once every frame time for non interlaced data. V2VS can be specified as active high or active-low
V2HS	26	I/O	I1L, 4	Horizontal Sync: Identifies the start of the horizontal sync interval. V2HS can be specified as either active-high or active-low
V2BI	25	I/O	I1L, 4	Horizontal/Composite Blanking: Identifies the blanking interval. V2BI can be specified as active-high or active-low
V2PH	24	I	I1L	Phase: Controls data qualification and displaying of video data on bus V2Q[15:0]
V2EN	23	O	I1L, 4	Input Enable: Specifies that the CL PX2070 is not driving bus V2Q[15:0]. V2EN can be used as a tristate control by an external buffer connected to bus V2Q[15:0]
STALLREQ	31	I	I1L	Stall Request: Requests that the current transfer of video data on bus V2Q[15:0] be suspended
STALL	30	O	I1L, 4	Stall: Specifies that the CL PX2070 has suspended transferring data on bus V2Q[15:0]

NOTE: Video input data mapping to the video data bus depends on the input data format. See Section 3.3.1 for detailed information.

2.7 Frame Buffer Interface

Signal	Pin	Type	Cell	Function
FBDQ[3:0]	136, 128, 125, 109, 107, 105, 102, 101, 99	I/O	I1L, 4	Data Bus: Bidirectional data bus that transfers data between the CL PX2070 and the Frame Buffer
FBA[9:0]	98, 94, 92, 88	O	I1L, 8	Address Bus: Multiplexed output bus that specifies an address to the Frame Buffer. The row address is valid during the H1G1 to LOW transition of signals RAS[1:0], and the column address is valid during the H1G1 to LOW transition of signals CAS[1:0]
RAS[1:0]	87, 86	O	I1L, 8	Row Address Strobes: Instruct the Frame Buffer to latch the row address from bus FBA[9:0] during the H1G1 to LOW transition
CAS[1:0]	85, 84	O	I1L, 8	Column Address Strobes: Instruct the Frame Buffer to latch the column address from bus FBA[9:0] during the H1G1 to LOW transition
WE	83	O	I1L, 12	Write Enable: Specifies a write cycle to the Frame Buffer
DTE	82	O	I1L, 12	Data Transfer Enable: Specifies a transfer cycle to the Frame Buffer (VRAMs only)
FRDY	81	I	I1L	FIFO Ready: (CL PX2080 Mode) Specifies that the CL PX2080 is ready to receive serial data from the Frame Buffer into its output FIFO
ZC[3:0]	80, 77	O	I1L, 4	Zoom Control Bus: (CL PX2080 Mode) Specifies to the CL PX2080 the zoom factor to be used on the current data
SBCLK	76	O	I1L, 8	Serial Bus Clock: Clocks serial data from the Frame Buffer (VRAMs only)
SOE[1:0]	73, 72	O	I1L, 8	VRAM Serial Port Output Enable: Cause the Frame Buffer to start the serial data port
MCLK	71	I	I1L	Memory Clock: Synchronizes all Frame Buffer control signals
FCLK	70	O	I1L, 8	FIFO Write Clock: (CL PX2080 Mode) Clocks serial data into the CL PX2080

2.8 Power and Ground

Signal	Pin	Type	Cell	Function
VDD	18, 21	PWIR	NA	+5 VDC for Digital Logic and Interface Buffers: Each VDD pin must be connected directly to the VDD plane
	46, 64			
	75, 100			
	107			
	126			
VSS	140, 155			Ground for Digital Logic and Interface Buffers: Each VSS pin must be connected directly to the ground plane
	13, 17	PWIR	NA	
	28, 47			
	63, 74			
	93, 104			
	108			
	127, 129, 154			

3. FUNCTIONAL DESCRIPTION

The CL-PX2070 contains four major functional blocks: a core Video Processing Unit, which can process up to two external, bidirectional, real time video streams and a single external, bidirectional host video or graphic stream, and three related subsystems that perform complex interlace functions. Figure 3-1 shows a functional block diagram of the CL-PX2070.




Figure 3-1. Functional Block Diagram

The Host Interface Unit (HIU) is a complete host interface that can be configured for ISA Bus, MCA Bus, or local hardware interface operation. The HIU is the communication and data path between the host system and the CL-PX2070 based display system. See Section 3.1 on page 27 for additional information.

- The Video Buffer Unit (VBU) is a highly programmable I/O path for video data. It contains two external digital video I/O ports, an internal input path from the HIU to the VPU, a sync unit, and a watchdog timer. See Section 3.2 on page 38 for additional information.
- The Video Processor Unit (VPU) provides field- or frame-oriented video processing. It contains the master control register, a Sequencer Instruction Unit, two Input Processor Units, an Arithmetic Unit Logic Unit, and an Output Processor Unit. See Section 3.3 on page 46 for additional information.
- The Reference Frame Unit (RFU) manages the video data flow to and from the frame buffer. It contains an Object Buffer Unit, Display Window Control Unit, and Memory Management Unit. The RFU directly controls DRAM/VRAM devices, and defines up to eight graphics objects in multiple display windows. The innovative use of reference frames allows display windows to be resized and moved rapidly, with little CPU or software overhead. See Section 3.4 on page 70 for additional information.

Figure 3-2 shows the relationship of these blocks to each other, and the interconnection of the CL-PX2070 in a typical system




Figure 3-2. Typical CL-PX2070 System Interconnection

For additional detail concerning specific CL-PX2070 registers discussed in this section, refer to Section 4.
NOTE: Register names that contain lower case variables represent groups of registers with similar functions. For example, VBU (VBU) represents either or both of the Datapath Control Registers — Register VBU_DPC1 (Datapath Control Field 1) and Register VBU_DPC2 (Datapath Control Field 2). Table 4-1 defines all variables used in this manner.

3.1 HIU: Host Interface Unit

The HIU, shown in Figure 3-1, provides the interface between the CL-PX2070 and the host system. It supports high-speed DMA transfers of graphic or video data between the host system and the Frame Buffer, contains address decoding, Interface Registers, and related functions, and provides access to the CL-PX2070 Control Registers.

The HIU has two primary control functions:

- Hardware Configuration
- Register and Frame Buffer Interface.

3.1.1 Hardware Configuration

The HIU is central to the following hardware configurations:

- CL-PX2070 Configuration
- Host System Bus Configuration
- Frame Buffer Configuration
- Port Address Configuration.

3.1.1.1 CL-PX2070 Configuration

The CL-PX2070 is configured during power-up reset. The state of FBD[5:0] is written to the lower five bits of Register HIU_CSU at the falling edge of RESET. The FBD Signals are internally pulled up, which results in a 111 code (Local Mode) in HIU_CSU. (See Section 4.1.1 on page 82 for additional information. Table 3-1 shows the HIU_CSU bit field assignments.

Table 3-1. Register Bit Assignments — External and Default (Local) Configurations

Signal(s)	Field	Definition	Function (External Configuration)	Function (Default Configuration)
FBD[5:3]	HSB	Host System Bus	Specifies the host system connected to the CL-PX2070 to be ISA, MCA, or local hardware interface	Default to local hardware interface
FBD[2]	Reserved			
FBD[1]	FBT	Frame Buffer Type	Specifies the Frame Buffer memory to be DRAM or VRAM. This bit indicates the condition of FBD[1] during reset, which is sometimes useful to application software. It has no effect on how the frame buffer interface functions.	Default to VRAM
FBD[0]	PAS	Port Address Select	Specifies whether the host system should select the primary or secondary I/O address map when accessing the CL-PX2070	Default IAS is not active in local hardware interface mode. Address information specified by Signals FBD[2:1] (see Table 3-4)

External Configuration

External configuration is always used to configure ISA and MCA systems. The CL-PX2070 selects this configuration when any of FBD[5:3] are low. As shown in Figure 3-3, the CL-PX2070 reads the configuration dataset from Frame Buffer Data Signals FBD[5:0]. These signals are latched into the LSB of Register HIU_CSU from an external instate buffer at the falling edge of Signal RESET. Table 3-1 shows the bit to field mapping required for the data on these signals.




Figure 3-3. External Configuration

Default (Local) Configuration

The CL-PX2070 selects default (local) configuration when FBD[5:3] are high. This configuration, shown in Figure 3-4, causes the host system bus to default to local hardware interface mode. A fixed, default configuration of all bits high is loaded into the LSB of Register HIU_CSU, automatically providing the default configuration dataset. FBD[5:0] are internally pulled up.




Figure 3-4. Default (Local) Configuration

3.1.1.2 Host System Bus Configuration

The HIU interfaces to two popular PC expansion buses:

- Industry Standard Architecture (ISA) Bus;
- Micro Channel Architecture (MCA) Bus.

For higher performance, the CL-PX2070 can also reside on the local hardware interface. Table 3-2 highlights the primary features of the CL-PX2070 when operating in each of the three bus interfaces.

Table 3-2. CL-PX2070 System Interface Highlights

NOTE: Field HSB of Register HIU_CSU specifies which of the three interfaces is to be used

Interface	ISA Bus Interface	MCA Bus Interface	Local Hardware Interface
Multiplex Support	CL-PX2070 interfaces with the host system interface bus as shown in Figure 3-7	CL-PX2070 provides Signals DDIR and DEN to support the required host system address/data multiplexing, and to provide bidirectional buffering of the host system data bus as shown in Figure 3-7	CL-PX2070 resides on the local hardware interface
Address Decode	CL-PX2070 internally decodes the bus address during system I/O cycles. Table 3-4 lists the primary and secondary I/O address maps, selected during configuration, and the HIU Registers mapped to each	CL-PX2070 internally decodes the bus address during system I/O cycles. Table 3-4 lists the primary and secondary I/O address maps, selected during configuration, and the HIU Registers mapped to each	The host processor provides the required chip select. Signal CS* to enable the CL-PX2070 host interface. Register select lines to select the individual HIU Register. Table 3-4 shows the register select addresses
Register Access	CL-PX2070 supports standard register access cycles	CL-PX2070 supports standard register access cycles	CL-PX2070 supports standard register access cycles
DMA Support	DMA through direct memory port	DMA through direct memory port	DMA through internal memory port

The bus interface signals share a common set of I/O pins, as shown in Table 3-3. For a complete pin assignment table, refer to Section 1.2 on page 15.

Table 3-3. Host System Bus I/O Pins


Pin	ISA Bus Interface	MCA Bus Interface	Local Hardware Interface
32	AEN	MIO*	CS*
33	NC	ADL*	RS[2]
34	AUXCS*	CARDEN	RS[3]
35	IOH*	S1*	IOR*
36	IOW*	S0*	IOW*
37	DMACK*	CUSELUP*	DMACK*
38	DMATHO	CUSELDBK*	DMATHO*
39	IO16*	CDS16*	NC
40	CHRDY	CDCCHDY	CHRDY*
41	PCIRK	CMID*	PCLK
42	RESET	CDRESEL	RESET
43	DDIR	UDIR	BLAS*
44	DEN*	DEN*	RS[1]
45	RIO	RIO*	RIO*
48, 62, 65	SAD[15:0]	AUX[15:0]	DA[15:0]

* AUXCS* is used in AUX ISA mode. SAD[15:0] are used to address individual registers.

ATI019158

ISA Bus Interface

The CL-PX2070 interfaces with an ISA Bus using the pins listed in this Pin Assignment Table on page 15. The CL-PX2070 responds to I/O mapped bus cycles, including register access cycles and DMA cycles. Register access cycles. The CL-PX2070 multiplexes the system address (SA[15:0]) and data (DA[15:0]) buses to Bus SAD[15:0] using external buffers controlled by Signals DDIR and DEN*. Figure 3-5 shows the signal relationship for the ISA Bus interface for register access cycles.



NOTE: BALE is shown only for reference — it is not used, AIN = 0

Figure 3-5. ISA Bus Interface for Register Access Cycles

DMA Cycles: The CL-PX2070 supports high speed DMA cycles for bidirectional data transfer between the host system and the Frame Buffer. The CL-PX2070 must be programmed for DMA mode using Register H10 UCS. Figure 3-6 shows the signals and general timing for the ISA Bus interface for DMA cycles.




Figure 3-6. ISA Bus Interface for DMA Cycles

The lower eight bits of the CL-PX2070 address bus is multiplexed with the data bus. Figure 3-7 shows a method of interfacing the CL-PX2070 with the separate address and data buses of ISA. A similar circuit can be used to interface to the MCA Bus.




Figure 3-7. ISA and MCA Interface Address/Data Multiplexers

MCA Bus Interface

The CL-PX2070 interfaces with an MCA Bus using the pins shown in the Pin Assignment Table on page 15. The CL-PX2070 responds only to IO-mapped bus cycles. Register access cycles. The CL-PX2070 multiplexes the system address (A[15:0]) and data (D[15:0]) buses to Bus AD[15:0] using external buffers controlled by Signals DDIR and DEN. Figure 3-8 shows the general timing for register access cycles. Refer to the detailed signal description on page 19 for the MCA Bus cycle decoding performed for Signals M/O*, S0*, S1*, and S1*.




Figure 3-8. MCA Bus Interface for Register Access Cycles

Local Hardware Interface

The CL-PX2070 interfaces with a local processor using the pins shown in the Pin Assignment Table on page 16. The CL-PX2070 responds as an IO device to register access cycles and DMA cycles, or may be used as a memory mapped device. Figure 3-9 shows the general timing for a register write, and Figure 3-10 shows the timing for a read cycle.




Figure 3-9. Local Hardware Interface Write Cycle




Figure 3-10. Read Timing (Local Hardware Interface)

DMA cycles. The CL-PX2070 supports high-speed DMA cycles for bidirectional data transfer between the host system and the Frame Buffer. The CL-PX2070 must be programmed for DMA mode using Register HIU_OCS. Figure 3-11 shows the signals and general timing for DMA cycles.




Figure 3-11: Local Hardware Interface DMA Cycles

3.1.1.3 Frame Buffer Configuration

No operational changes are required on the part of the CL-PX2070 between a design using a DRAM frame buffer and one using VRAM. The use of VRAM in a system based on the CL-PX2070 and the CL-PX2080 enables the full range of features. Field FB of Register HIU_CSU is provided so that the user can determine the hardware configuration in which it is operating and adjust the available features accordingly. FB1 defaults to VRAM.

3.1.1.4 Port Address Configuration

Table 3-4 shows the port address configurations for ISA, MCA, and Local Hardware Interface Modes. As shown in Table 3-1 on Page 27, field PAS of Register HIU_CSU specifies whether the host system uses the primary or secondary I/O address map when accessing the CL-PX2070 in ISA or MCA Modes (PAS is not active in Local Hardware Interface Mode).

Table 3-4: I/O Address Maps

Register	ISA and MCA Interfaces		Local HW Interface		Used By Registers
	Pri	Sec	Pri	Sec	
HIU_0	27C0h	0290h	0h		HIU_CSU HIU_DBG HIU_DFD
HIU_1	27C2h	0292h	1h		HIU_OCS HIU_IRQ
HIU_2	27C4h	0294h	2h		HIU_ITN
HIU_3	27C6h	0296h	3h		HIU_RDT HIU_MDT
HIU_4	27C8h	0298h	4h		Register Index (Read/Write) Memory Data (Read/Write)

3.1.2 Register and Frame Buffer Interface

Regardless of whether the CL-PX2070 is operating in ISA, MCA, or local hardware interface mode, the CPU regards it as the five 16-bit registers defined in Table 3-4. These registers allow access to all CL-PX2070 data registers and to the Frame Buffer.

- HIU_0 and HIU_1 control configuration and setup, overall operation, general status, and interrupt status.
- HIU_2 and HIU_3 allow the host system to access the data registers
 - HIU_2 is the index, which points to the internal register to be accessed in the next I/O cycle.
 - HIU_3 is the data port.
- HIU_4 is a frame buffer memory data port.

3.1.2.1 Internal Register Access

To read an internal register, the CPU writes the index address of the desired register into HIU_2 (HIU_RIN). It then reads HIU_3 (HIU_RDT), returning the value stored in the register specified by HIU_2. When autoincrement is enabled in HIU_3, the index value in HIU_2 increments after each access, allowing a group of contiguous registers to be loaded with a block transfer.

3.1.2.2 Accessing the Frame Buffer

To access the frame buffer, the CPU sets up an object buffer in the Reference Frame Unit for a block transfer, providing a pointer to a specific location in memory. A subsequent access to HIU 4 reads from or writes to the address associated with that buffer, taking advantage of the direct access that the HIU has to an input and an output FIFO within the VPU.




Figure 3-12. Register Access

For additional information on the Index and Data Registers, see also:

- Table 4.3 HIU Registers Accessed by the Register Data Port, p. 81
- Table 4.4 VBU Registers Accessed by the Register Data Port, p. 90
- Table 4.5 VPU Registers Accessed by the Register Data Port, p. 100
- Table 4.6 RFU registers Accessed by the Register Data Port, p. 136
- HIU, RIN: Register Index (Read/Write), page 87
- HIU, RDT: Register Data Port, page 88.

3.2 VBU: Video Bus Unit

The VBU, shown in Figure 3-1, manages the flow of video and graphic streams between the CL-PX2070 and up to three independent devices (including the host system). It also provides a data path between the CL-PX2070 and the host system for bidirectional graphic streams through the HIU.

The VBU provides two independent, real-time video I/O ports and contains two subunits, which are detailed in the following sections:

- VIU: Video Interface Unit. The VIU controls the flow of video data streams between the VPU and external video devices.
- VSU: Video Sync Unit. The VSU has independent sync signals for both video ports. Signal polarity and direction are programmable.

and direction are programmable.

In addition, three functional blocks within the Video Processing Unit (VPU) are closely related to the functionality of the VBU because of their I/O involvement. Each of these blocks and their associated FIFOs can be connected to either V1 or V2 under software control. For additional information concerning the VPU and its functional units, refer to Section 3.3 on page 46.

- Input Processing Unit 1 (IPU1)** performs scaling, format conversion, window clipping, and color space conversion. FIFO G is IPU1's output. It leads a data stream to the Sequencer Instruction Unit in the VPU. See Section 3.3.2 on page 50 for additional information.

- Input Processing Unit 2 (IPU2)** performs window clipping only. FIFO F is IPU2's output. It leads a data stream to the Sequencer Instruction Unit (SIU), also located in the VPU. See Section 3.3.3 on page 60 for additional information.

- The Output Processor Unit (OPU)** receives data through FIFO D. The OPU can be connected back into IPU1 or IPU2. The OPU can act as a sync slave, with outputs conforming to incoming video, if preferred. See Section 3.3.5 on page 68 for additional information.

Figure 3-13 illustrates the possible input and output paths (shown separately for simplicity) for video data. In addition to these paths, FIFO D can send to and FIFO F can receive from the HIU directly.




Figure 3-13. Possible Paths for Video Data

3.2.1 Video Ports V1 and V2

The VBU provides two 16 bit digital video ports — V1 and V2. Either port can be used with the VSU at any single point in time. V1 and V2 have the following characteristics:

- can be configured as input only, output only, or pixel or field duplexed I/O;
- provide programmable sync polarity;
- either port at one time can use the sync generator provided by the CL PX2070;
- support the following formats:
 - 16 bit YCbCr, 12 bit YCbCr, 16 bit RGB, 8 bit RGB (input),
 - 16 bit YCbCr, 16 bit RGB, 8 bit RGB (output);
- V2 controls the video stream data flow between the CL PX2070 and typical CODEC devices using Signals STALL and STALLHQ.

3.2.2 VSU: Video Interface Unit

The VSU controls the flow of video data streams between the VPU and external video devices. It specifies:

- the source and direction of video stream and sync control inputs,
- the field toggling mode and field ID signals,
- the watchdog timer feature.

3.2.2.1 Video Stream and Sync Control Inputs

As shown in Figure 3.1, the VSU controls the flow of video streams through video ports V1 and V2 to all external devices, as well as the flow of internal streams. An input multiplexer directs one of two input streams or the output stream of the OPU to the input of the IPU1. A second input multiplexer directs one of two input streams or the output stream of the OPU to the input of the IPU2. A pair of buffers can output a stream from the output of the OPU to V1 or V2.

These functions are performed by the registers specified in Table 3.5

Table 3-5. Video Stream and Sync Control Inputs — Control Registers

Register	Field	Function
VLU_MCRp	ROM	Input/Output Mode Specifies the direction of video stream data flow through video ports V1 and V2. Each port can be programmed as input only, output only, or as duplexed I/O under the control of Signal VpP11. NOTE: Each video port provides input enable Signal VpP11 N' to control the three state buffers used in duplexed systems. If the port is programmed as input only, VpP11 N' is asserted and held low. If the port is programmed as output only, VpP11 N' is deasserted and held high. Two output modes are also provided. Depending on the control polarity specified for pixel phase input Signal VpP11 in field ROM of Register V1 U_MCRp, output Signal VpP11 N' is driven to either match or be a complement of input Signal VpP11.
VLU_DPCI	IPU1DC	IPU1 Datapath Control Specifies the video stream and sync control inputs of the IPU1. IPU1 stream data and control sync can be driven by either V1 or V2. The input stream optionally can be qualified by Signal VpP11. When the OPU is specified as the source of the input stream, the sync references are provided by the internal sync generator. See also VSU Video Sync Unit, page 43.
VLU_DPCI	IPU2DC	IPU2 Datapath Control Specifies the stream and sync control inputs of the IPU2. IPU2 stream data and control sync can be driven by either V1 or V2. The input stream optionally can be qualified by Signal VpP11. The stream data also can be driven from the host system through the IPU, bypassing the IPU2 and flowing directly to FIFO F. When the OPU is specified as the source of the input stream, the sync references are provided by the internal sync generator. See also VSU Video Sync Unit, page 43.
VLU_DPCI	ODC	ODC Datapath Control Specifies the control sync source for the stream output from the OPU. A stream can also output to the host system by flowing directly from FIFO F to the HIU, bypassing the OPU.

3.2.2.2 Field Toggling and Field ID

The VPU subunits IPU1, IPU2, ALU, and OPU each contain parallel sets of registers (i.e., ALU Master Control Registers ALU1, MCR1 and ALU2, MCR2), allowing the CL-PX2070 to perform different operations on two independent, single-field video streams during a common frame time.

The SIU is the only VPU subunit that does not contain dual processors, but it does have a field toggle feature that distinguishes between the vertical sync pulses for each field and executes one of two different instruction sequences. This dual field toggle feature requires a signal that specifies the set or field to be used.

The field synchronization signal is the master sync signal for the VPU; it is used to derive two signals:

- Field ID Signal *FID*: The state of this internal signal (in interlaced mode) is determined by the sync signals in non-interlaced mode this value remains at 0. *FID* specifies the register set that is to be used in the IPU1, IPU2, ALU, and OPU; it is shown in Figure 3-16, Figure 3-17, and Figure 3-24.
- Field Toggle Signal: This signal determines whether the SIU selects field 1 or field 2.

See also: SIU; Sequencer Instruction Unit, page 48.

- These functions are performed by the register specified in Table 3-6.

Table 3-6. Field Toggling and Field ID — Control Registers

Register	Field	Function
VPU_WDT	MFTS	Master Field Toggle Select. Specifies whether the VPU is to determine its field synchronization signal from the vertical sync pulse on: <ul style="list-style-type: none"> video port V1, video port V2, or the watchdog timer (the watchdog timer can supply a signal when processing streams without sync controls).
		software command. See Section 4.2.1.3 on page 94.

3.2.2.3 Watchdog Timer

The VPU's watchdog timer can generate a watchdog timer signal to detect a loss of sync condition, or it can emulate sync references for streams which have no sync (such as graphic stream data to or from the host system).

- Its functions are performed by the register fields specified in Table 3-7.

Table 3-7. Watchdog Timer — Control Registers

Register	Field	Function
VPU_WDT	WTE	Watchdog Timer Enable. Enables or disables the operation of the watchdog timer. Disabling and then re-enabling resets the counter to the programmed value.
VPU_WDT	TMOUI	Timeout Interval. Specifies the 10-bit timeout period count of the watchdog timer. This count is based on the input memory clock signal MCLK. MCLK is prescaled by a factor of 49,152 ($2^{14} \cdot 2^{14}$) for use by the timeout counter. Assuming a 60 MHz value for Signal MCLK, the timeout range available would be from 0.82 ms (TMOUI count = 1) to 638 ms (TMOUI count = 1023).

3.2.3 VSU: Video Sync Unit

The Video Sync Unit (VSU) has independent sync signals for both video ports. Signal polarity and direction are programmable.

The VSU implements identical, independent video reference signals for each video port:

- VPUVS (vertical/composite sync) — bidirectional video sync signal that identifies the beginning of a line (interlaced stream) or frame (non-interlaced stream).
- VPHS (horizontal sync) — bidirectional video sync signal that identifies the beginning of a line.
- VPHB (horizontal/composite blanking) — input or output signal that specifies the horizontal/composite blanking interval.

Each video port implements independent control of sync polarity for each of these signals. Master control Registers VIU_MCRp provide matching fields that specify input and output sync modes, as shown in Table 3-8.


Table 3-8. Input and Output Sync Modes — Control Registers

Registers	Fields	Function
Output Sync Modes		
VIU_MCRp	OVSP	Output Video Vertical Sync Polarity. Specifies polarity of vertical sync signals V1VS (VIU_MCR1) and V2VS (VIU_MCR2) when signals are used as output.
VIU_MCRp	OHSP	Output Video Horizontal Sync Polarity. Specifies polarity of horizontal sync signals V1HS (VIU_MCR1) and V2HS (VIU_MCR2) when signals are used as output.
VIU_MCRp	OBP	Output Video Blank Polarity. Specifies polarity of horizontal/composite blanking signals V1BL (VIU_MCR1) and V2BL (VIU_MCR2) when signals are used as output.
VIU_MCRp	OBT	Output Video Blank Type. Specifies horizontal/composite blanking signals V1BL (VIU_MCR1) and V2BL (VIU_MCR2) to be either 1Hblank or Cblank when signals are used as output.
Input Sync Modes		
VIU_MCRp	IVSP	Input Video Vertical Sync Polarity. Specifies polarity of vertical sync signals V1VS (VIU_MCR1) and V2VS (VIU_MCR2) when signals are used as input.
VIU_MCRp	IHSP	Input Video Horizontal Sync Polarity. Specifies polarity of horizontal sync signals V1HS (VIU_MCR1) and V2HS (VIU_MCR2) when signals are used as input.
VIU_MCRp	IBP	Input Video Blank Polarity. Specifies polarity of horizontal/composite blanking signals V1BL (VIU_MCR1) and V2BL (VIU_MCR2) when signals are used as input.
VIU_MCRp	IBT	Input Video Blank Type. Specifies horizontal/composite blanking signals V1BL (VIU_MCR1) and V2BL (VIU_MCR2) to be either 1Hblank or Cblank when signals are used as input.

The VSU implements an internal sync generator to provide the horizontal and vertical references, listed in Table 3-9, when the CL-PX2070 is programmed as a sync master (see Figure 3-14). The references can then be directed to V1, V2, IPU1, or IPU2. Fields IPU1DC and IPU2DC in Register VIU_DPCT specify the horizontal timebase reference for the internal sync generator as either MCLK/6 or as MCLK/6 when the OPU sources the data stream to IPU1 or IPU2. The OPU must always be programmed with the VSU internal syncs if it outputs to the IPU1 or IPU2 data paths.

Table 3-9. Horizontal and Vertical References — Control Registers

Register	Field	Function
Horizontal References		
VSU_IP	—	Horizontal Period. Specifies the total number of horizontal timebase clock periods in the horizontal interval. NOTE: The actual period is the number entered in this field plus one
VSU_HSW	—	Horizontal Sync Width. Specifies the number of horizontal timebase clock periods for the interval of the horizontal sync pulse.
VSU_HAD	—	Horizontal Active Delay. Specifies the number of horizontal timebase clock periods for the interval between the beginning of the horizontal sync pulse and the beginning of active pixel period.
VSU_HAP	—	Horizontal Active Pixels. Specifies the number of horizontal timebase clock periods for the interval of active pixels per line
Vertical References		
VSU_VP	—	Vertical Period. Specifies the total number of horizontal sync intervals in the vertical interval
VSU_VSW	—	Vertical Sync Width. Specifies the number of horizontal sync intervals for the interval of the vertical sync pulse
VSU_VAD	—	Vertical Active Delay. Specifies the number of horizontal sync intervals for the interval between the beginning of the vertical sync pulse and the beginning of active line period
VSU_VAP	—	Vertical Active Pixels. Specifies the number of horizontal sync intervals for the interval of active rows per field (interlaced) or frame (non-interlaced)



NOTE: In this example, the VIU_MCR sync polarity bits are programmed as 1, for active high sync.

Figure 3-14. Programmability of the Internal Sync Generator

3.3 VPU: Video Processor Unit

The VPU, shown in Figure 3-1, provides field oriented video processing. It can simultaneously process up to two external, bidirectional real time video streams and a single external, bidirectional host video or graphic stream.

The VPU contains the Master Control Register VPU_MCR (described in section 4.3.1, page 105), and five subunits, each of which is detailed in the following subsections:

- SIU: Sequencer Instruction Unit
- IPU1: Input Processor Unit 1
- IPU2: Input Processor Unit 2
- ALU: Arithmetic and Logic Unit
- OPU: Output Processor Unit

IPU1, IPU2, and the OPU provide the video data paths between video ports V1 and V2 and the SIU. The SIU moves data between the hardware resources. The ALU can operate on pixels logically or arithmetically, replace a pixel or one of its component values with a constant, and decode and/or encode pixels.

3.3.1 SIU: Sequencer Instruction Unit

The SIU is a special purpose microcontroller that moves pixel data between the hardware resources under the control of instruction sequences stored in the SIM.

The SIU resembles a short software loop made of conditional instructions. Each instruction causes data to move between the components listed in Table 3-10, and specifies:

- the source of the video information,
- conditions for execution, destination, and
- the location of the next instruction.

Possible sources and destinations are object buffers and FIFOs A-G.

Table 3-10. CL-PX2070 FIFOs

Component	Dedicated FIFO	FIFO Depth
IPU1 Input Processor Unit 1	FIFO G	128 bytes
IPU2 Input Processor Unit 2	FIFO F	128 bytes
ALU Arithmetic and Logic Unit	FIFOs A, B, C, E	64 bytes
OPU Output Processor Unit	FIFO D	128 bytes
OBJ Object Buffer Unit	N/A	N/A

Figure 3-15 is an overview of SIU instruction flow.




Figure 3-15. SIU Instruction Flow

The SIU can execute SIM instructions much faster than the stream rates of typical video data. Therefore, the instructions are conditional. At any given time, the FIFO associated with the current instruction may or may not be ready to source or receive data. If it is not ready, the SIU skips the instruction and continues with the next until an instruction is found which can be executed.

Internal OBJ controls allow a stream being written from an output FIFO to an object buffer to be simultaneously copied to an input FIFO, reducing data-path traffic in recursive processing operations.

The following sections detail the major components and functions of the SIU.

- Programming the SIU
- Master Control Register SIU_MCR
- Sequencer Instruction Memory SIUs_SIM
- Accessing FIFO Control/Status Indicators.

3.3.1.1 Programming the SIU

The SIU can be programmed for all the following operations:

- a single instruction sequence loop used to process
 - a single non-interlaced stream, or
 - one or both fields of an interlaced stream.

- two instruction sequence loops used to process...
 - two different, non-interlaced streams,
 - a single non-interlaced stream and a single field from an interlaced stream,
 - both fields of a single interlaced stream, or
 - a single field each from two different, interlaced streams;
- multiple instruction sequences used to process...
 - an arbitrary number of streams.

To program the SIU, determine the path of the video stream and plan the desired conversions. Then allocate the various hardware resources and configure them accordingly. The SIU can be programmed to be field time controlled. That is, it can execute one sequence loop in the even field time, and another sequence loop in the odd field time. (See also: Field Toggling and Field ID, page 42.)

Because the SIU is field based, the controlling software application must specify the source of the vertical sync pulse that performs the field toggle, and whether other stream processing is to be performed at the same time. Field MFTS of Register VIU_WDT specifies the source of the sync signal used for the field toggle, as shown in Table 3.6.

3.3.1.2 Master Control Register SIU_MCR

Master Control Register SIU_MCR directs entry points into the SIU for sequencer cycling. It performs the functions specified in Table 3.11.

Table 3.11. Master Control Register SIU_MCR

Register	Field	Function
SIU_MCR	S11	Start Index 1. Specifies a start instruction index for Field Time 1. The value in S11 is the index in the SIM of the first instruction executed in Field Time 1.
SIU_MCR	S12	Start Index 2. Specifies a start instruction index for Field Time 2. The value in S12 is the index in the SIM of the first instruction executed in Field Time 2.
SIU_MCR	FT	Field Toggle. Specifies four modes of field timing sync. <ul style="list-style-type: none"> • No field toggle (S11 is used, S12 is ignored). • S11 and S12 toggle on vertical sync, no field association. • Field 1 is associated to S11, and fields 1 and 2 toggle on vertical sync. • Field 2 is associated to S12, and fields 1 and 2 toggle on vertical sync.
SIU_MCR	SE	Sequencer Enable. Enables the SIU, or specifies that the SIU start on field S11 or S12.

3.3.1.3 Sequencer Instruction Memory SIUs_SIM

Sequencer Instruction Memory SIUs_SIM is a register file that stores the sequence instruction. It contains 32 identical 16-bit registers, indexed from 0 to 31 (SIM[31:0]). Each register stores one instruction that contains four fields, as described in Table 3.12.

Table 3.12. SIUs_SIM Instruction Fields

Register	Field	Function
SIUs_SIM	OTN	Offset to Next Instruction. Specifies the signed 5-bit offset to the next instruction. This value can be positive or negative (to implement a simple loop), and is added to the current instruction index to generate the index of the next instruction to execute. For example, if SIM[0] is the current instruction and has an OTN value of -3, SIM[3] will be the next instruction executed.
SIUs_SIM	EP	Exit Point. Specifies that the current instruction is the end point of the current sequence loop.
SIUs_SIM	FA	FIFO Association. Specifies the source or destination FIFO for the current instruction. (Each SIM instruction associates a FIFO to an object buffer, thus implying a direction. For example, associating an output FIFO to an object buffer implies a write operation from the FIFO to the object buffer.)
SIUs_SIM	OBA	Object Buffer Association. Specifies the corresponding destination or source object buffer for the current instruction.

3.3.1.4 Accessing FIFO Control/Status Indicators

Each FIFO has four flags which the controlling software application can access through the two SIU Registers described in Table 3-13.

Table 3-13. Accessing FIFO Control/Status Indicators — Control Registers

Register	Field	Function
SIU_FOU	—	FIFO Overflow/Underflow. Provides access to the overflow and underflow flags.
SIU_FCS	—	FIFO Control/Status. Returns the current full and empty status flags. Writing to any of the FIFO empty fields (FtE) halts and resets the corresponding FIFO. See also, SIU_FCS, FIFO Control/Status, page 124. NOTE: Register SIU_FCS is a special readwrite register. On read, the status flags are returned. During a write, only the FtE fields are used to reset the FIFO. The reset values cannot be read back, so the controlling software application must retain a copy.

3.3.2 IPU1: Input Processor Unit 1

The IPU1, shown in Figure 3-16, prepares an input video stream for ALU processing and/or storage in the Frame Buffer, then outputs the prepared stream through FIFO G to the Frame Buffer Data Bus. Its video processing features include YCBCr and RGB input stream format conversion, color space conversion, programmable data tagging, three channel lookup table operations, horizontal prescaling, window clipping, horizontal and vertical scaling, and output stream format conversion.

The IPU1 has two Master Control Registers (IPU1_MCR1 and IPU1_MCR2), allowing the IPU1 to perform different operations on two independent, single field video streams during a common frame time. Field ID Signal FID, shown in Figure 3-16, determines the register set to be used. See also: Field Toggling and Field ID, page 42.

The IPU1 contains seven subunits, each of which is detailed in the following paragraphs:

- Input Format Converter and Chrominance Interpolator
- Input Tag Unit
- Color Space Converter
- LUT RAM
- X Prescaler
- Window Clipping and XY Scaler
- Output Format Converter Unit

This section also describes the IPU1 Interrupt Request Unit.




Figure 3-16. IPU1: Input Processor Unit 1

3.2.2.1 Input Format Converter and Chrominance Interpolator

The Input Format Converter and Chrominance Interpolator, shown in Figure 3-16, has two functions:

- The Input Format Converter operates on external and internal streams. It produces three 8 bit and one 1 bit lag buses that are used exclusively by the other IPU1 subunits. These lag buses do not appear outside the IPU1.
- The Chrominance Interpolator

Input Format Converter

The Input Format Converter demultiplexes 16 bit 4:2:2 or 12 bit 4:1:1 YCbCr video data into the non-multiplexed format used by IPU1 (8 bit YR, UG, and VB buses with a 1 bit lag, as shown in Figure 3-16). The Input Format Converter accepts as input:

- the YCbCr video input stream formats defined in Table 3-14.
- the 16 bit RGB video input stream formats defined in Table 3-15, and
- the pseudocolor video input stream formats defined in Table 3-16.

These formats are specified by field IF in Registers IPU1_MCR1 for each field time.

NOTE: These specified input formats do not imply that the Input Format Converter performs color space conversion. A specified YCbCr format implies that the stream input for processing will be in YCbCr format. A specified RGB format implies that the stream input for processing will be in RGB format. The controlling software application must ensure that the desired processing is compatible with input video stream.

Table 3-14. YCbCr Video Input Stream Formats

NOTE: The Video Input Stream formats in this table are shown for four consecutive VpCLK clocks C₁, C₂, C₃, C₄.

4:2:2 YCbCr Non-Tagged				4:2:2 YCbCr Tagged				4:1:1 YCbCr Non-Tagged								
VpD	CLK ₁	CLK ₂	CLK ₃	VpD15	VpD14	VpD13	VpD12	VpD11	VpD10	VpD08	VpD07	VpD05	VpD03	VpD02	VpD01	VpD00
	Y ₁	Y ₂	Y ₃	Y ₁	Y ₁	Y ₂	Y ₃	Y ₄	Y ₁	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
	Y ₈	Y ₉	Y ₁₀	Y ₁₅	Y ₁₆	Y ₁₇	Y ₁₈	Y ₁₉	Y ₂₁	Y ₂₁	Y ₂₂	Y ₂₃	Y ₂₄	Y ₂₅	Y ₂₆	Y ₂₇
	Y ₂₈	Y ₂₉	Y ₃₀	Y ₃₅	Y ₃₆	Y ₃₇	Y ₃₈	Y ₃₉	Y ₄₁	Y ₄₁	Y ₄₂	Y ₄₃	Y ₄₄	Y ₄₅	Y ₄₆	Y ₄₇
	Y ₄₈	Y ₄₉	Y ₅₀	Y ₅₅	Y ₅₆	Y ₅₇	Y ₅₈	Y ₅₉	Y ₆₁	Y ₆₁	Y ₆₂	Y ₆₃	Y ₆₄	Y ₆₅	Y ₆₆	Y ₆₇
	Y ₆₈	Y ₆₉	Y ₇₀	Y ₇₅	Y ₇₆	Y ₇₇	Y ₇₈	Y ₇₉	Y ₈₁	Y ₈₁	Y ₈₂	Y ₈₃	Y ₈₄	Y ₈₅	Y ₈₆	Y ₈₇
	Y ₈₈	Y ₈₉	Y ₉₀	Y ₉₅	Y ₉₆	Y ₉₇	Y ₉₈	Y ₉₉	Y ₁₀₁	Y ₁₀₁	Y ₁₀₂	Y ₁₀₃	Y ₁₀₄	Y ₁₀₅	Y ₁₀₆	Y ₁₀₇
	Y ₁₀₈	Y ₁₀₉	Y ₁₁₀	Y ₁₁₅	Y ₁₁₆	Y ₁₁₇	Y ₁₁₈	Y ₁₁₉	Y ₁₂₁	Y ₁₂₁	Y ₁₂₂	Y ₁₂₃	Y ₁₂₄	Y ₁₂₅	Y ₁₂₆	Y ₁₂₇
	Y ₁₂₈	Y ₁₂₉	Y ₁₃₀	Y ₁₃₅	Y ₁₃₆	Y ₁₃₇	Y ₁₃₈	Y ₁₃₉	Y ₁₄₁	Y ₁₄₁	Y ₁₄₂	Y ₁₄₃	Y ₁₄₄	Y ₁₄₅	Y ₁₄₆	Y ₁₄₇
	Y ₁₄₈	Y ₁₄₉	Y ₁₅₀	Y ₁₅₅	Y ₁₅₆	Y ₁₅₇	Y ₁₅₈	Y ₁₅₉	Y ₁₆₁	Y ₁₆₁	Y ₁₆₂	Y ₁₆₃	Y ₁₆₄	Y ₁₆₅	Y ₁₆₆	Y ₁₆₇
	Y ₁₆₈	Y ₁₆₉	Y ₁₇₀	Y ₁₇₅	Y ₁₇₆	Y ₁₇₇	Y ₁₇₈	Y ₁₇₉	Y ₁₈₁	Y ₁₈₁	Y ₁₈₂	Y ₁₈₃	Y ₁₈₄	Y ₁₈₅	Y ₁₈₆	Y ₁₈₇
	Y ₁₈₈	Y ₁₈₉	Y ₁₉₀	Y ₁₉₅	Y ₁₉₆	Y ₁₉₇	Y ₁₉₈	Y ₁₉₉	Y ₂₀₁	Y ₂₀₁	Y ₂₀₂	Y ₂₀₃	Y ₂₀₄	Y ₂₀₅	Y ₂₀₆	Y ₂₀₇
	Y ₂₀₈	Y ₂₀₉	Y ₂₁₀	Y ₂₁₅	Y ₂₁₆	Y ₂₁₇	Y ₂₁₈	Y ₂₁₉	Y ₂₂₁	Y ₂₂₁	Y ₂₂₂	Y ₂₂₃	Y ₂₂₄	Y ₂₂₅	Y ₂₂₆	Y ₂₂₇
	Y ₂₂₈	Y ₂₂₉	Y ₂₃₀	Y ₂₃₅	Y ₂₃₆	Y ₂₃₇	Y ₂₃₈	Y ₂₃₉	Y ₂₄₁	Y ₂₄₁	Y ₂₄₂	Y ₂₄₃	Y ₂₄₄	Y ₂₄₅	Y ₂₄₆	Y ₂₄₇
	Y ₂₄₈	Y ₂₄₉	Y ₂₅₀	Y ₂₅₅	Y ₂₅₆	Y ₂₅₇	Y ₂₅₈	Y ₂₅₉	Y ₂₆₁	Y ₂₆₁	Y ₂₆₂	Y ₂₆₃	Y ₂₆₄	Y ₂₆₅	Y ₂₆₆	Y ₂₆₇
	Y ₂₆₈	Y ₂₆₉	Y ₂₇₀	Y ₂₇₅	Y ₂₇₆	Y ₂₇₇	Y ₂₇₈	Y ₂₇₉	Y ₂₈₁	Y ₂₈₁	Y ₂₈₂	Y ₂₈₃	Y ₂₈₄	Y ₂₈₅	Y ₂₈₆	Y ₂₈₇
	Y ₂₈₈	Y ₂₈₉	Y ₂₉₀	Y ₂₉₅	Y ₂₉₆	Y ₂₉₇	Y ₂₉₈	Y ₂₉₉	Y ₃₀₁	Y ₃₀₁	Y ₃₀₂	Y ₃₀₃	Y ₃₀₄	Y ₃₀₅	Y ₃₀₆	Y ₃₀₇
	Y ₃₀₈	Y ₃₀₉	Y ₃₁₀	Y ₃₁₅	Y ₃₁₆	Y ₃₁₇	Y ₃₁₈	Y ₃₁₉	Y ₃₂₁	Y ₃₂₁	Y ₃₂₂	Y ₃₂₃	Y ₃₂₄	Y ₃₂₅	Y ₃₂₆	Y ₃₂₇
	Y ₃₂₈	Y ₃₂₉	Y ₃₃₀	Y ₃₃₅	Y ₃₃₆	Y ₃₃₇	Y ₃₃₈	Y ₃₃₉	Y ₃₄₁	Y ₃₄₁	Y ₃₄₂	Y ₃₄₃	Y ₃₄₄	Y ₃₄₅	Y ₃₄₆	Y ₃₄₇
	Y ₃₄₈	Y ₃₄₉	Y ₃₅₀	Y ₃₅₅	Y ₃₅₆	Y ₃₅₇	Y ₃₅₈	Y ₃₅₉	Y ₃₆₁	Y ₃₆₁	Y ₃₆₂	Y ₃₆₃	Y ₃₆₄	Y ₃₆₅	Y ₃₆₆	Y ₃₆₇
	Y ₃₆₈	Y ₃₆₉	Y ₃₇₀	Y ₃₇₅	Y ₃₇₆	Y ₃₇₇	Y ₃₇₈	Y ₃₇₉	Y ₃₈₁	Y ₃₈₁	Y ₃₈₂	Y ₃₈₃	Y ₃₈₄	Y ₃₈₅	Y ₃₈₆	Y ₃₈₇
	Y ₃₈₈	Y ₃₈₉	Y ₃₉₀	Y ₃₉₅	Y ₃₉₆	Y ₃₉₇	Y ₃₉₈	Y ₃₉₉	Y ₄₀₁	Y ₄₀₁	Y ₄₀₂	Y ₄₀₃	Y ₄₀₄	Y ₄₀₅	Y ₄₀₆	Y ₄₀₇
	Y ₄₀₈	Y ₄₀₉	Y ₄₁₀	Y ₄₁₅	Y ₄₁₆	Y ₄₁₇	Y ₄₁₈	Y ₄₁₉	Y ₄₂₁	Y ₄₂₁	Y ₄₂₂	Y ₄₂₃	Y ₄₂₄	Y ₄₂₅	Y ₄₂₆	Y ₄₂₇
	Y ₄₂₈	Y ₄₂₉	Y ₄₃₀	Y ₄₃₅	Y ₄₃₆	Y ₄₃₇	Y ₄₃₈	Y ₄₃₉	Y ₄₄₁	Y ₄₄₁	Y ₄₄₂	Y ₄₄₃	Y ₄₄₄	Y ₄₄₅	Y ₄₄₆	Y ₄₄₇
	Y ₄₄₈	Y ₄₄₉	Y ₄₅₀	Y ₄₅₅	Y ₄₅₆	Y ₄₅₇	Y ₄₅₈	Y ₄₅₉	Y ₄₆₁	Y ₄₆₁	Y ₄₆₂	Y ₄₆₃	Y ₄₆₄	Y ₄₆₅	Y ₄₆₆	Y ₄₆₇
	Y ₄₆₈	Y ₄₆₉	Y ₄₇₀	Y ₄₇₅	Y ₄₇₆	Y ₄₇₇	Y ₄₇₈	Y ₄₇₉	Y ₄₈₁	Y ₄₈₁	Y ₄₈₂	Y ₄₈₃	Y ₄₈₄	Y ₄₈₅	Y ₄₈₆	Y ₄₈₇
	Y ₄₈₈	Y ₄₈₉	Y ₄₉₀	Y ₄₉₅	Y ₄₉₆	Y ₄₉₇	Y ₄₉₈	Y ₄₉₉	Y ₅₀₁	Y ₅₀₁	Y ₅₀₂	Y ₅₀₃	Y ₅₀₄	Y ₅₀₅	Y ₅₀₆	Y ₅₀₇
	Y ₅₀₈	Y ₅₀₉	Y ₅₁₀	Y ₅₁₅	Y ₅₁₆	Y ₅₁₇	Y ₅₁₈	Y ₅₁₉	Y ₅₂₁	Y ₅₂₁	Y ₅₂₂	Y ₅₂₃	Y ₅₂₄	Y ₅₂₅	Y ₅₂₆	Y ₅₂₇
	Y ₅₂₈	Y ₅₂₉	Y ₅₃₀	Y ₅₃₅	Y ₅₃₆	Y ₅₃₇	Y ₅₃₈	Y ₅₃₉	Y ₅₄₁	Y ₅₄₁	Y ₅₄₂	Y ₅₄₃	Y ₅₄₄	Y ₅₄₅	Y ₅₄₆	Y ₅₄₇
	Y ₅₄₈	Y ₅₄₉	Y ₅₅₀	Y ₅₅₅	Y ₅₅₆	Y ₅₅₇	Y ₅₅₈	Y ₅₅₉	Y ₅₆₁	Y ₅₆₁	Y ₅₆₂	Y ₅₆₃	Y ₅₆₄	Y ₅₆₅	Y ₅₆₆	Y ₅₆₇
	Y ₅₆₈	Y ₅₆₉	Y ₅₇₀	Y ₅₇₅	Y ₅₇₆	Y ₅₇₇	Y ₅₇₈	Y ₅₇₉	Y ₅₈₁	Y ₅₈₁	Y ₅₈₂	Y ₅₈₃	Y ₅₈₄	Y ₅₈₅	Y ₅₈₆	Y ₅₈₇
	Y ₅₈₈	Y ₅₈₉	Y ₅₉₀	Y ₅₉₅	Y ₅₉₆	Y ₅₉₇	Y ₅₉₈	Y ₅₉₉	Y ₆₀₁	Y ₆₀₁	Y ₆₀₂	Y ₆₀₃	Y ₆₀₄	Y ₆₀₅	Y ₆₀₆	Y ₆₀₇
	Y ₆₀₈	Y ₆₀₉	Y ₆₁₀	Y ₆₁₅	Y ₆₁₆	Y ₆₁₇	Y ₆₁₈	Y ₆₁₉	Y ₆₂₁	Y ₆₂₁	Y ₆₂₂	Y ₆₂₃	Y ₆₂₄	Y ₆₂₅	Y ₆₂₆	Y ₆₂₇
	Y ₆₂₈	Y ₆₂₉	Y ₆₃₀	Y ₆₃₅	Y ₆₃₆	Y ₆₃₇	Y ₆₃₈	Y ₆₃₉	Y ₆₄₁	Y ₆₄₁	Y ₆₄₂	Y ₆₄₃	Y ₆₄₄	Y ₆₄₅	Y ₆₄₆	Y ₆₄₇
	Y ₆₄₈	Y ₆₄₉	Y ₆₅₀	Y ₆₅₅	Y ₆₅₆	Y ₆₅₇	Y ₆₅₈	Y ₆₅₉	Y ₆₆₁	Y ₆₆₁	Y ₆₆₂	Y ₆₆₃	Y ₆₆₄	Y ₆₆₅	Y ₆₆₆	Y ₆₆₇
	Y ₆₆₈	Y ₆₆₉	Y ₆₇₀	Y ₆₇₅	Y ₆₇₆	Y ₆₇₇	Y ₆₇₈	Y ₆₇₉	Y ₆₈₁	Y ₆₈₁	Y ₆₈₂	Y ₆₈₃	Y ₆₈₄	Y ₆₈₅	Y ₆₈₆	Y ₆₈₇
	Y ₆₈₈	Y ₆₈₉	Y ₆₉₀	Y ₆₉₅	Y ₆₉₆	Y ₆₉₇	Y ₆₉₈	Y ₆₉₉	Y ₇₀₁	Y ₇₀₁	Y ₇₀₂	Y ₇₀₃	Y ₇₀₄	Y ₇₀₅	Y ₇₀₆	Y ₇₀₇
	Y ₇₀₈	Y ₇₀₉	Y ₇₁₀	Y ₇₁₅	Y ₇₁₆	Y ₇₁₇	Y ₇₁₈	Y ₇₁₉	Y ₇₂₁	Y ₇₂₁	Y ₇₂₂	Y ₇₂₃	Y ₇₂₄	Y ₇₂₅	Y ₇₂₆	Y ₇₂₇
	Y ₇₂₈	Y ₇₂₉	Y ₇₃₀	Y ₇₃₅	Y ₇₃₆	Y ₇₃₇	Y ₇₃₈	Y ₇₃₉	Y ₇₄₁	Y ₇₄₁	Y ₇₄₂	Y ₇₄₃	Y ₇₄₄	Y ₇₄₅	Y ₇₄₆	Y ₇₄₇
	Y ₇₄₈	Y ₇₄₉	Y ₇₅₀	Y ₇₅₅	Y ₇₅₆	Y ₇₅₇	Y ₇₅₈	Y ₇₅₉	Y ₇₆₁	Y ₇₆₁	Y ₇₆₂	Y ₇₆₃	Y ₇₆₄	Y ₇₆₅	Y ₇₆₆	Y ₇₆₇
	Y ₇₆₈	Y ₇₆₉	Y ₇₇₀	Y ₇₇₅	Y ₇₇₆	Y ₇₇₇	Y ₇₇₈	Y ₇₇₉	Y ₇₈₁	Y ₇₈₁	Y ₇₈₂	Y ₇₈₃	Y ₇₈₄	Y ₇₈₅	Y ₇₈₆	Y ₇₈₇
	Y ₇₈₈	Y ₇₈₉	Y ₇₉₀	Y ₇₉₅	Y ₇₉₆	Y ₇₉₇	Y ₇₉₈	Y ₇₉₉	Y ₈₀₁	Y ₈₀₁	Y ₈₀₂	Y ₈₀₃	Y ₈₀₄	Y ₈₀₅	Y ₈₀₆	Y ₈₀₇
	Y ₈₀₈	Y ₈₀₉	Y ₈₁₀	Y ₈₁₅	Y ₈₁₆	Y ₈₁₇	Y ₈₁₈	Y ₈₁₉	Y ₈₂₁	Y ₈₂₁	Y ₈₂₂	Y ₈₂₃	Y ₈₂₄	Y ₈₂₅	Y ₈₂₆	Y ₈₂₇
	Y ₈₂₈	Y ₈₂₉	Y ₈₃₀	Y ₈₃₅	Y ₈₃₆	Y ₈₃₇	Y ₈₃₈	Y ₈₃₉	Y ₈₄₁	Y ₈₄₁	Y ₈₄₂	Y ₈₄₃	Y ₈₄₄	Y ₈₄₅	Y ₈₄₆	Y ₈₄₇
	Y ₈₄₈	Y ₈₄₉	Y ₈₅₀	Y ₈₅₅	Y ₈₅₆	Y ₈₅₇	Y ₈₅₈	Y ₈₅₉	Y ₈₆₁	Y ₈₆₁	Y ₈₆₂	Y ₈₆₃	Y ₈₆₄	Y ₈₆₅	Y ₈₆₆	Y ₈₆₇
	Y ₈₆₈	Y ₈₆₉	Y ₈₇₀	Y ₈₇₅	Y ₈₇₆	Y ₈₇₇	Y ₈₇₈	Y ₈₇₉	Y ₈₈₁	Y ₈₈₁	Y ₈₈₂	Y ₈₈₃	Y ₈₈₄	Y ₈₈₅	Y ₈₈₆	Y ₈₈₇
	Y ₈₈₈	Y ₈₈₉	Y ₈₉₀	Y ₈₉₅	Y ₈₉₆	Y ₈₉₇	Y ₈₉₈	Y ₈₉₉	Y ₉₀₁	Y ₉₀₁	Y ₉₀₂	Y ₉₀₃	Y ₉₀₄	Y ₉₀₅	Y ₉₀₆	Y ₉₀₇
	Y ₉₀₈	Y ₉₀₉	Y ₉₁₀	Y ₉₁₅	Y ₉₁₆	Y ₉₁₇	Y ₉₁₈	Y ₉₁₉	Y ₉₂₁	Y ₉₂₁	Y ₉₂₂	Y ₉₂₃	Y ₉₂₄	Y ₉₂₅	Y ₉₂₆	Y ₉₂₇
	Y ₉₂₈	Y ₉₂₉	Y ₉₃₀	Y ₉₃₅	Y ₉₃₆	Y ₉₃₇	Y ₉₃₈	Y ₉₃₉	Y ₉₄₁	Y ₉₄₁	Y ₉₄₂	Y ₉₄₃	Y ₉₄₄	Y ₉₄₅	Y ₉₄₆	Y ₉₄₇
	Y ₉₄₈	Y ₉₄₉	Y ₉₅₀	Y ₉₅₅	Y ₉₅₆	Y ₉₅₇	Y ₉₅₈	Y ₉₅₉	Y ₉₆₁	Y ₉₆₁	Y ₉₆₂	Y ₉₆₃	Y ₉₆₄	Y ₉₆₅	Y ₉₆₆	Y ₉₆₇
	Y ₉₆₈	Y ₉₆₉	Y ₉₇₀	Y ₉₇₅	Y ₉₇₆	Y ₉₇₇	Y ₉₇₈	Y ₉₇₉	Y ₉₈₁	Y ₉₈₁	Y ₉₈₂	Y ₉₈₃	Y ₉₈₄	Y ₉₈₅	Y ₉₈₆	Y ₉₈₇
	Y ₉₈₈	Y ₉₈₉	Y ₉₉₀	Y ₉₉₅	Y ₉₉₆	Y ₉₉₇	Y ₉₉₈	Y ₉₉₉	Y ₁₀₀₁	Y ₁₀₀₁	Y ₁₀₀₂	Y ₁₀₀₃	Y ₁₀₀₄	Y ₁₀₀₅	Y ₁₀₀₆	Y ₁₀₀₇

Table 3-15. 16-bit RGB Video Input Stream Formats

8:8:8 RGB Non-Tagged				8:8:8 RGB Non-Tagged				8:8:8 RGB Tagged				
VpD	CLK ₁	CLK ₂	CLK ₃	VpD	CLK ₁	CLK ₂	CLK ₃	VpD	CLK ₁	CLK ₂	CLK ₃	CLK ₄
VpD15	R ₁	R ₂	R ₃	R ₄	R ₁	R ₂	R ₃	VpD15	R ₁	R ₂	R ₃	R ₄
VpD14	R ₅	R ₆	R ₇	R ₈	R ₅	R ₆	R ₇	VpD14	R ₅	R ₆	R ₇	R ₈
VpD13	R ₉	R ₁₀	R ₁₁	R ₁₂	R ₉	R ₁₀	R ₁₁	VpD13	R ₉	R ₁₀	R ₁₁	R ₁₂
VpD12	R ₁₃	R ₁₄	R ₁₅	R ₁₆	R ₁₃	R ₁₄	R ₁₅	VpD12	R ₁₃	R ₁₄	R ₁₅	R ₁₆
VpD11	R ₁₇	R ₁₈	R ₁₉	R ₂₀	R ₁₇	R ₁₈	R ₁₉	VpD11	R ₁₇	R ₁₈	R ₁₉	R ₂₀
VpD10	R ₂₁	R ₂₂	R ₂₃	R ₂₄	R ₂₁	R ₂₂	R ₂₃	VpD10	R ₂₁	R ₂₂	R ₂₃	R ₂₄
VpD9	R ₂₅	R ₂₆	R ₂₇	R ₂₈	R ₂₅	R ₂₆	R ₂₇	VpD9	R ₂₅	R ₂₆	R ₂₇	R ₂₈
VpD8	R ₂₉	R ₃₀	R ₃₁	R ₃₂	R ₂₉	R ₃₀	R ₃₁	VpD8	R ₂₉	R ₃₀	R ₃₁	R ₃₂
VpD7	R ₃₃	R ₃₄	R ₃₅	R ₃₆	R ₃₃	R ₃₄	R ₃₅	VpD7	R ₃₃	R ₃₄	R ₃₅	R ₃₆
VpD6	R ₃₇	R ₃₈	R ₃₉	R ₄₀	R ₃₇	R ₃₈	R ₃₉	VpD6	R ₃₇	R ₃₈	R ₃₉	R ₄₀
VpD5	R ₄₁	R ₄₂	R ₄₃	R ₄₄	R ₄₁	R ₄₂	R ₄₃	VpD5	R ₄₁	R ₄₂	R ₄₃	R ₄₄
VpD4	R ₄₅	R ₄₆	R ₄₇	R ₄₈	R ₄₅	R ₄₆	R ₄₇	VpD4	R ₄₅	R ₄₆	R ₄₇	R ₄₈
VpD3	R ₄₉	R ₅₀	R ₅₁	R ₅₂	R ₄₉	R ₅₀	R ₅₁	VpD3	R ₄₉	R ₅₀	R ₅₁	R ₅₂
VpD2	R ₅₃	R ₅₄	R ₅₅	R ₅₆	R ₅₃	R ₅₄	R ₅₅	VpD2	R ₅₃	R ₅₄	R ₅₅	R ₅₆
VpD1	R ₅₇	R ₅₈	R ₅₉	R ₆₀	R ₅₇	R ₅₈	R ₅₉	VpD1	R ₅₇	R ₅₈	R ₅₉	R ₆₀
VpD0	R ₆₁	R ₆₂	R ₆₃	R ₆₄	R ₆₁	R ₆₂	R ₆₃	VpD0	R ₆₁	R ₆₂	R ₆₃	R ₆₄

Table 3-16. 8-bit Pseudocolor Video Input Stream Formats

8-bit Pseudocolor Non-Tagged (Multiplexed 2:1)

VpD	CLK ₁	CLK ₂
VpD15	P ₇	P ₆
VpD14	P ₅	P ₄
VpD13	P ₃	P ₂
VpD12	P ₁	P ₀
VpD11	—	—
VpD10	—	—
VpD9	—	—
VpD8	—	—
VpD7	—	—
VpD6	—	—
VpD5	—	—
VpD4	—	—
VpD3	—	—
VpD2	—	—
VpD1	—	—
VpD0	—	—



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070 Video Processor

Chrominance Interpolator

The Chrominance Interpolator accepts the following input data formats:

- 4:2:2 YCbCr: When 4:2:2 YCbCr data is input, the Chrominance Interpolator increases the sample rate of the Cb and Cr channels with a low-pass filter function to produce the equivalent of a 4:4:4 YCbCr stream.
- 4:1:1 YCbCr: The Chrominance Interpolator first converts 4:1:1 YCbCr data into a 4:2:2 YCbCr stream, then outputs it to the chrominance filter for processing (this process is automatic when 4:1:1 YCbCr data is specified). All results are rounded to 8 bits. Values less than 0 are set to 0, and values greater than 255 are set to 255.
- 8 bit pseudocolor: When the 8 bit pseudocolor input data format is specified, the Input Format Converter replicates the input 8 bit pixel value to all three 8 bit channels (primarily for the use of the Color Space Converter in producing 24 bit RGB or YCbCr data).

3.3.2.2 Input Tag Unit

The Input Tag Unit, shown in Figure 3-17, implements independent YCbCr chroma key tagging on the input data stream. A complete register set (IPU1, MCR1 through IPU1, MMV1, IPU1, MCR2 through IPU1, MMV2, as shown in Table 4-6) is provided for each field time to independently tag fields 1 and 2. Field ODT in Registers IPU1, MCR1 specifies four tagging modes:

- existing input stream tag (if any) remains unchanged.
 - input stream is tagged with the ID of the current field (0 = field 1, 1 = field 2).
 - input stream is tagged with the output of the chroma key multiplexer.
 - input stream is tagged with the inverse of the chroma key multiplexer.
- Three independent, identical chroma key comparator circuits -- one for each of three input channels -- discriminate pixel values found between the programmable 8 bit minimum and maximum values defined in Registers IPU1, MMV1, IPU1, MMU1, and IPU1, MMV1. As shown in Figure 3-17, the output of each comparator circuit selects one of the four inputs to the chroma key multiplexer.

NOTE: The inputs of the comparator circuits are also programmable using Registers IPU1, KFC1. This flexibility allows the input stream to be tagged according to a pixel data value for any of the three channels independently, or for any independent combination of pixel values found on the three channels.

3.3.2.3 Color Space Converter

The Color Space Converter transforms YCbCr pixel values into the equivalent RGB pixel values using the functions specified in *The International Telecommunications Union Recommendation 601-1 "Encoding Parameters of Digital Television"*. Excess 128 notation is assumed to be used for the Cr and Cb channels. The value of 128 identifies the 0 point within a range of 225 quantization levels for the Cr and Cb channels. The result is rounded to 8 bits -- values less than 0 are set to 0, and values greater than 255 are set to 255. Fields CSCE in Registers IPU1, MCR1 specify whether the Color Space Converter is enabled or bypassed for each field time.


3.3.2.4 LUT RAM

The LUT RAM is a programmable Look Up Table (LUT) comprised of three independent, 8 bit channels, each containing 256 8 bit read/write elements. Each LUT accepts input from one of the 8 bit output channels of the input format converter.

The LUT RAM performs the following functions:

- gamma correction.

CL-PX2070 Video Processor



Pixel Semiconductor
A Cirrus Logic Company

- RGB or YCbCr production from 8 bit pseudocolor data.
- point transforming (any input to output pixel mapping dependent on the input pixel value).
- Fields LE in Registers IPU1, MCR1 specify whether the LUT RAM is enabled or bypassed for each field time.

NOTE: Although the LUT RAM can be enabled or bypassed independently each field time, only one lookup function is possible during both field times. Therefore, the controlling software application must either perform identical operations during both field times, or bypass the LUT RAM during one field time.




Figure 3-17. Input Tag Unit

3.2.2.5 X Prescaler

The X Prescaler is a 2:1 decimator; that is, it drops all even numbered pixels. Data along the Y axis remains unchanged. Fields PSE within Registers IPUI_MCR1 specify whether the X Prescaler is enabled or bypassed.

3.2.2.6 Window Clipping and XY Scaler

The Window Clipping and XY Scaler, shown in Figure 3-18, has two functions:

- The IPUI Window Clipping Unit clips the input stream into a rectangular region.
- The Y Scaler and X Scaler perform independent vertical and horizontal scaling.
- The Y Scaler uses a nearest neighbor (decimation) algorithm to selectively drop full rows from the input stream (A Special Y Scaling Path Mode using interpolation is described on page 57).
- The X Scaler uses linear interpolation for horizontal scaling.
- Registers within the Window Clipping and XY Scaler define the clipping window coordinates and the X and Y scaling values for each field line.




Figure 3-18. Window Clipping and XY Scaling Control Registers

IPUI Window Clipping Unit

The Window Clipping Unit defines the clipping window — a rectangular area in the input video data stream. The clipping window can be a region of only a few pixels per side, up to the entire input stream, and is defined by the following registers:

- Registers IPUI_XBnI and IPUI_YBnI specify the upper left corner of the clipping window.
- Registers IPUI_XEII and IPUI_YEII specify the lower right corner of the clipping window.

NOTE: X and Y scaling logic processes only those pixels within the clipping window. It ignores all pixels outside the window and does not generate any output for them. The upper left coordinate of the clipping window can be a fractional value, indicating a starting column between two pixels, or a starting row between two rows.

Y Scaler

The Y Scaler uses a nearest neighbor (decimation) algorithm to scale an image vertically and maintains a row index generator and an 11-bit row counter. At the beginning of each field:

- the row index generator resets to the value programmed into Registers IPUI_YfntI, and
- the row counter resets to 1 for field 1, and to 2 for field 2 (interlaced data only).

The row counter determines if the current row lies within the clipped region. For each row input to the Y scaler, the row counter increments by 1 for progressive scan data, and increments by 2 for interlaced data. The current row is output when it lies within the clipped region and is within one row of the row index generator value. The row index generator value then increments by the Y shrink value programmed into Registers IPUI_YSnI. This procedure repeats until the current row reaches the boundary of the clipped region.

Registers IPUI_YSnI specify the vertical scaling factor as a 6-10 fixed point shrink value. The following equation specifies how the shrink value is used:

$$\text{output row count} = \frac{\text{input clipped row count}}{\text{IPUI_YSnI}}$$

X Scaler

The X Scaler uses an interpolation circuit that maintains a pixel index generator and an 11-bit pixel counter. At the beginning of each row, the pixel index generator resets to the value programmed into Registers IPUI_XBnI, and the pixel counter resets to 1. The pixel counter determines if the current pixel lies within the clipped region, and it increments by 1 for each pixel processed by the X Scaler. When the current pixel lies within the clipped region and is within one pixel of the pixel index generator value, the interpolation circuit produces an output pixel. The pixel index generator value then increments by the X shrink value specified by Registers IPUI_XSnI. This procedure repeats until the current pixel lies outside the clipped region.

Registers IPUI_XSnI specify the horizontal scaling factor as a 6-10 fixed point shrink value. The following equation specifies how the shrink value is used:

$$\text{output pixel count} = \frac{\text{input clipped pixel count}}{\text{IPUI_XSnI}}$$

NOTE: The Frame Buffer Data Bus transports data as pixel pairs. Therefore, the controlling software, which must ensure that the Window Clipping Unit and the X Scaler produce an even number of pixels per row. FIFO G will not operate correctly when an odd number of pixels per row is produced.

Special Y Scaling Path Mode

The Y Scaler works with the ALU to implement a special two line vertical interpolation using an 11-bit value stored in the frame buffer (in contrast to the decimation method). This mode is specified by field YSP in

Registers IPU1_MCHI, and IPU1_AOP, in Registers ALU_MCHI. See also: ALU: Arithmetic and Logic Unit, page 63, Table 3-23, and Section 4.3.2.8 on page 109.

3.3.2.7 IPU1 Interrupt Request Unit

The IPU1 contains pixel, line, and field count registers that provide input stream based interrupt requests based on any combination of line and field counts. These registers are described in Table 3-17.

Table 3-17. IPU1 Interrupt Request Unit — Control Registers

Register	Field	Function
IPU1_PIX	—	Pixel count Register. This 11-bit upcounter is incremented as each pixel is input to the IPU1; it is automatically reset to 0 at the beginning of each line.
IPU1_LIC	—	Line count Register. The 11-bit upcounter is incremented at the beginning of each line input to the IPU1; it is automatically reset to 0 at the beginning of each field. Its LSB specifies the field ID for interlaced sources: 0 = field 1, 1 = field 2.
IPU1_FLC	—	Field count Register. This 16-bit upcounter is incremented at the beginning of each field input to the IPU1. Unlike the pixel and line counters, the field counter can be reset under software control (see Register IPU1_FIR below).
IPU1_LIR	—	Line Count Interrupt Request. Specifies the 11-bit line count value at which an interrupt request should be generated.
IPU1_FIR	—	Field Count Interrupt Request. Specifies the 16-bit field count value at which an interrupt request should be generated. While bit 15 of this register = 0, Field Count Register IPU1_FLC is held at a count of 0. See Section 4.1.5 for more information on the interrupt request system of the CL-PX2070.

3.3.2.8 Output Format Converter Unit

The Output Format Converter Unit packs the 25-bit video stream used exclusively within the IPU1 into the pixel pair format used by the internal Frame Buffer Data Bus and the Frame Buffer. It does not perform color space conversion. It supports the output formats shown in Table 3-18.

Table 3-18. Frame Buffer Data Formats

NOTE: These formats are shown for consecutive input pixels a d

Frame Buffer Bit	YCbCr 4:2:2 Non-Tagged	4:2:2 Tagged	RGB 5:6:5 Non-Tagged	5:5:5 Non-Tagged	5:5:5 Tagged	8:8:8 Non-Tagged	8:8:8 Tagged	3:3:2 16-bit	3:3:2 32-bit
FBD01	Y ₀	Y ₀	R ₇	—	—	—	—	—	—
FBD02	Y ₀	Y ₀	R ₆	—	—	—	—	—	—
FBD03	Y ₀	Y ₀	R ₅	—	—	—	—	—	—
FBD04	Y ₀	Y ₀	R ₄	—	—	—	—	—	—
FBD05	Y ₀	Y ₀	R ₃	—	—	—	—	—	—
FBD06	Y ₀	Y ₀	R ₂	—	—	—	—	—	—
FBD07	Y ₀	Y ₀	R ₁	—	—	—	—	—	—
FBD08	Y ₀	Y ₀	R ₀	—	—	—	—	—	—
FBD09	Y ₀	Y ₀	G ₅	—	—	—	—	—	—
FBD10	Y ₀	Y ₀	G ₄	—	—	—	—	—	—
FBD11	Y ₀	Y ₀	G ₃	—	—	—	—	—	—
FBD12	Y ₀	Y ₀	G ₂	—	—	—	—	—	—
FBD13	Y ₀	Y ₀	G ₁	—	—	—	—	—	—
FBD14	Y ₀	Y ₀	G ₀	—	—	—	—	—	—
FBD15	Y ₀	Y ₀	B ₇	—	—	—	—	—	—
FBD16	Y ₀	Y ₀	B ₆	—	—	—	—	—	—
FBD17	Y ₀	Y ₀	B ₅	—	—	—	—	—	—
FBD18	Y ₀	Y ₀	B ₄	—	—	—	—	—	—
FBD19	Y ₀	Y ₀	B ₃	—	—	—	—	—	—
FBD20	Y ₀	Y ₀	B ₂	—	—	—	—	—	—
FBD21	Y ₀	Y ₀	B ₁	—	—	—	—	—	—
FBD22	Y ₀	Y ₀	B ₀	—	—	—	—	—	—
FBD23	Y ₀	Y ₀	—	—	—	—	—	—	—
FBD24	Y ₀	Y ₀	—	—	—	—	—	—	—
FBD25	Y ₀	Y ₀	—	—	—	—	—	—	—
FBD26	Y ₀	Y ₀	—	—	—	—	—	—	—
FBD27	Y ₀	Y ₀	—	—	—	—	—	—	—
FBD28	Y ₀	Y ₀	—	—	—	—	—	—	—
FBD29	Y ₀	Y ₀	—	—	—	—	—	—	—
FBD30	Y ₀	Y ₀	—	—	—	—	—	—	—
FBD31	Y ₀	Y ₀	—	—	—	—	—	—	—

NOTE: The controlling application software must track the format of the video stream being processed within the IPU1 and the Frame Buffer for both field lines. For example, it would be invalid to specify an RGB input stream with an output YCbCr stream. The 25-bit HCB stream formed by the Input Format Converter must remain RGB data because the Output Format Converter Unit cannot perform the color space conversion necessary to produce the specified YCbCr format. However, a YCbCr input stream could be specified with an RGB output stream since the input YCbCr stream would be converted into the internal 25-bit YCbCr format, then to RGB using the Color Space Converter. This data is then packed into the specified HCB format for use by the internal Frame Buffer Data Bus and the external Frame Buffer.

3.3.3 IPU2: Input Processor Unit 2

The IPU2, shown in Figure 3-19, prepares an input video stream for ALU processing and/or storage in the Frame Buffer. The stream is output through FIFO F.

The IPU2 has two Master Control Registers (IPU2_MCR1 and IPU2_MCR2), allowing the IPU2 to perform different operations on two independent, field-synchronized, single field video streams during a common frame time. Field ID, Signal FID, shown in Figure 3-19, determines the register set to be used. See also: Field Toggling and Field ID, page 42.




Figure 3-19: Input Processing Unit 2

The IPU2 contains three subunits, each of which is detailed in the following paragraphs:

- IPU2 X Prescaler
- IPU2 Window Clipping Unit
- IPU2 Interrupt Request Unit

3.3.3.1 IPU2 X Prescaler

The X Prescaler is a 2:1 decimator designed specifically for 4:2:2 YCbCr input streams. It drops every second luminance channel value, and every second chrominance channel pair values, as shown in Figure 3-20. Data along the Y axis of the input stream is unchanged. Fields PSE within Registers IPU2_MCR1H specify whether the X Prescaler is enabled or bypassed.




Figure 3-20: IPU2 2:1 Prescale Example

3.3.3.2 IPU2 Window Clipping Unit

The Window Clipping Unit, shown in Figure 3-21, defines the clipping window - a rectangular area of interest in the input video data stream. The clipping window can be a region of only a few pixels per side, up to the entire input stream, and is defined by the following registers:

- Registers IPU2_XBH and IPU2_YBH specify the upper left corner of the clipping window.
- Registers IPU2_XEB and IPU2_YEB specify the lower right corner of the clipping window.

NOTE: The Frame Buffer Data Bus transports data as pixel pairs. Therefore, the controlling application software must ensure that the Window Clipping Unit produces an even number of pixels per row. If (10) will not operate correctly if an odd number of pixels per row is produced.

Table 3-19: IPU2 Window Clipping Unit - Control Registers

Register	Field	Function
IPU2_MCR1	IM	Interface Mode. Specifies whether the input stream is interleaved or non-interleaved.
IPU2_MCR1	FPS	Field Polarity Select. Specifies the sync polarity of the input stream.




Figure 3-21. IPU2 Window Clipping Unit

3.3.3.3 IPU2 Interrupt Request Unit

The IPU2 contains Pixel, Line, and Field Count Registers, described in Table 3-20, that provide input stream based interrupt requests based on any combination of line and field counts.

Table 3-20. IPU2 Interrupt Request Unit — Control Registers

Register	Field	Function
IPU2_PIX	—	Pixel count Register. This 11 bit upcounter is incremented as each pixel is input to the IPU2. It is automatically reset to 0 at the beginning of each line.
IPU2_LIC	—	Line count Register. This 11 bit upcounter is incremented at the beginning of each line input to the IPU2. It is automatically reset to 0 at the beginning of each field. Its 15th bit specifies the field ID for interlaced sources: 0 = field 1, 1 = field 2.
IPU2_FLC	—	Field count Register. This 16 bit upcounter is incremented at the beginning of each field input to the IPU2. Unlike the pixel and line counters, the field counter can be reset under software control (see Register IPU1_FIR below).
IPU2_LIH	—	Line Count Interrupt Request. Specifies the 11-bit line count value at which an interrupt request should be generated.
IPU2_FIR	—	Field Count Interrupt Request. Specifies the 16-bit field count value at which an interrupt request should be generated. While bit 15 of this register = 0, Field Count Register IPU1_FLC is held at a count of 0. See Section 4.1.5 for more information on the Interrupt Request System of the CL PX2070.

3.3.4 ALU: Arithmetic and Logic Unit

The ALU, shown in simplified form in Figure 3-22, is actually more than its name implies. It can operate on a pixel logically or arithmetically, or replace it or one of its component values with a constant. It can decode and/or encode pixel tags. A simplified block diagram is shown below.




Figure 3-22. ALU Simplified Block Diagram

The ALU, shown in Figure 3-23, processes two simultaneous input video streams through FIFOs A and B, as well as the mask or mixing controls through FIFO C. Processed streams output through FIFO E. The ALU accepts the following input streams and performs the corresponding function for each:

- tagged and non-tagged YCbCr — arithmetic, logical, and tagging operations;
- tagged and non-tagged RGB — logical and tagging operations;
- 8 bit pseudocolor input streams — logical and tagging operations.

Arithmetic and logical operations are mutually exclusive during a single field time. Registers ALU_MCRRI control stream format, operand source selection, tagging operation selection, and arithmetic or logical operation for both field times. Table 3-23 lists the arithmetic operations.

Like most of the other VPU subunits, the ALU has dual processors. Field ID Signal FID determines the register set to be used (refer to Section 3.2.2 on page 42).

The ALU has five primary functions, which are described in the following subsections:

- Operand Selection
- Data Tagging
- Logical Operations
- Arithmetic Operations
- Output Selection.

Section 3.3.4.6 describes the special Y Scaling Path. Refer to Figure 3-23 for all discussions of the ALU.

3.3.4.1 Operand Selection

The ALU contains three input FIFOs -- A, B, and C. Data input to FIFO A sources Operand A (OpA), data input to FIFO B sources Operand B (OpB), and data input to FIFO C sources Operand C (OpC). With the exception of the special Y Scaling Path and bit per pixel controls in OpC, each input FIFO and its operand selection circuit are identical.

YCbCr input streams are subdivided into separate 8 bit Y, Cb, and Cr component channels. RGB input streams are subdivided into separate 8 bit R, G, and B component channels.

Table 3-21. Operand Selection -- Control Registers

Register	Field	Function
ALU_CA:	—	Constant A, Channels YUV. Specifies the 8 bit constant values to supply to each component channel and the tag bit
ALU_MCHI	OPAS OPBS OPCS	Operands ABC Sources Select. Specifies whether the OpA multiplexers select the real time video stream or the contents of Registers ALU_CAs as the input for the logical and/or arithmetic sections.

NOTE: Field OPAS controls four multiplexers simultaneously: the YR, CbG, and CrB component channels and the tag bit. Real time stream data and constant data cannot be mixed in the same operand during the same field. However, for a given operand, real time stream data can be selected during one field 1, and constant data during the field 2.

ATI019175




Figure 3-23. ALU: Arithmetic and Logic Unit



3.3.4.2 Data Tagging

Data tagging in the ALU performs three independent tasks:

- Logical operation.
- output multiplexer control, and
- output stream tag value.

The operand selection multiplexers select either the realtime tag or a constant tag as specified by the operand selection fields OPAS, OPBS, and OPBS, and OPBS (see Section 3.3.4.1). The control tag (CTAG) and the output tag (OTAG) are generated identically.

Table 3-22. Data Tagging — Control Registers

Register	Field	Function
ALU_MCH	OPAS OPBS OPBS	Operands ABC Source Select. Specifies that the operand selection multiplexers select either the realtime tag or a constant tag (see Section 3.3.4.1).
ALU_MCH	TF	Tag Format. Specifies the format of both the input and output streams

NOTE: Specifying 'No Tag' ensures that no tag bit will be added to the output stream (see Section 4.3.5.1). However, a constant tag could be generated for one of the operands, which in turn could be used by the logical operations or output multiplexers. Similarly, one of the tagged data formats could be specified. The output tag multiplexer could be programmed to pass the tag unchanged, or override the input tag with a new value. In either case, the format of the stream cannot be changed. The controlling software application must ensure that the input tag, the generation of the internal CTAG and OTAG controls, and the output stream tagging are consistent with the desired operation and stream format.

Logical Operation Control

The tag bits from each operand are combined at the control tag multiplexer. This combination specifies the input bit to be selected from field CTC of Register ALU_TOP to generate CTAG. CTAG is one of four control signals provided to the logical operation multiplexers, and is also used by the output control section, as described in Section 3.3.4.5. Since each operand contributes a single, realtime control bit to the CTAG multiplexer, logical operations and output selection can be controlled on a pixel-by-pixel basis.

Output Multiplexer Control

In the same way, the tag bits from each operand specify the input bit to be selected by the output tag multiplexer from field OTC of Register ALU_TOP to generate OTAG. OTAG is the output tag value that FIFO E adds to the output stream. Since each operand contributes a single, realtime control bit to the OTAG multiplexer, the output tag can be controlled on a pixel-by-pixel basis.

Output Stream Tag Value

The value of the output tag is encoded under control of the TF field in ALU_MCR, then passed to the output FIFO.



3.3.4.3 Logical Operations

The ALU performs logical operations using eight parallel 16:1 multiplexers, each providing one bit to the 8-bit output stream. Register ALU_LOPY specifies the 16-bit input to all eight multiplexers.

The CTAG control and eight bits from each channel of each operand provide a 4-bit input selection control to the multiplexer. Each 16:1 multiplexer uses a different bit from each of the channel streams: the first uses bit 0 from each stream, the second uses bit 1, etc. All eight multiplexers share the CTAG value. Bit-level operations can be programmed for each channel of the same input stream.

3.3.4.4 Arithmetic Operations

The arithmetic sections of the ALU only process YCbCr input streams. They do not support RGB streams. The arithmetic unit performs eight operations, as shown in Table 3-23.

Table 3-23. Arithmetic Operations

NOTE: U = unsigned 8-bit (Uses excess 128 notation where appropriate. See also 3.3.2.3, page 54.)
S = signed 8-bit

OpA	OpB	OpC	E	Formula	Function
U	U	—	U	$E = (A \cdot a) \cdot (B \cdot (1 - a))$	Alpha mix using ALU_AV
U	U	U	U	$E = (A \cdot C) \cdot (B \cdot (1 - C))$	Alpha mix using C
U	U	—	U	$E = A + B$	Add A and B
U	U	—	U	$E = A - B$	Subtract B from A
U	U	—	S	$E = (A - B) / 2$	Difference A to B
U	S	—	U	$E = A \cdot (2^8 - B)$	Reconstruct from A and B
U	S	—	U	$E = A \cdot ((2^8 - B) / 4)$	Four frame interpolate from A and B
U	U	—	U	$E = (A \cdot n^m) \cdot (B \cdot (1 - m))$	Special ALU_Y Scaling Path

a = n - fractional pixel value from IPUZ scaler

Table 3-24. Arithmetic Operations — Control Registers

Register	Field	Function
ALU_MCRI	AOP	Arithmetic Operation Select. Specifies the arithmetic operation to perform for each held time
ALU_AV	—	Alpha value. Specifies the alpha mix value when performing a constant alpha mix

3.3.4.5 Output Selection

The output multiplexers select between the output of the logical operation multipliers and the arithmetic unit CTAG and feeds YOUT, UOUT, and VOUT of Registers ALU_MCR1 and ALU_MCR2 specify the output selection of each output multiplexer. Since CTAG is generated by the realtime input stream, output selection can be made pixel by pixel.

3.3.4.6 Special α -Mixed Y Scaling Mode

The Y scaler, in combination with the ALU, provides a special mode of operation in which a 2 line interpolation scales in the Y direction using a table of α values (as opposed to the decimation method). Fields YSP in Registers (PU)_MCR1 and field AOP in Registers ALU_MCR1 specify this mode (see Section 3.3.2.6 on page 56).

3.3.5 OPU: Output Processor Unit

The OPU, shown in Figure 3-24, converts the stream data written to FIFO D from the format used in the Frame Buffer to an output stream format. The OPU contains three subunits, each of which is detailed in the following paragraphs:

- Output Format Converter
- 2:1 X Zoom Unit
- OPU Window Clipping Unit.




Figure 3-24. OPU: Output Processor Unit

The OPU has two Master Control Registers (OPU_MCR1 and OPU_MCR2) — one for each field time — allowing the OPU to perform different operations on two independent, single field video streams during a common frame time. Field ID Signal FID determines the register set to be used. See also: Field Toggling and Field ID, page 42).

NOTE: The Frame Buffer Data Bus transports data as pixel pairs. Therefore, the controlling application software must ensure that FIFO D receives an even number of pixels per row. FIFO D will not operate correctly if it receives an odd number of pixels per row.

3.3.5.1 Output Format Converter

The Output Format Converter unpacks the pixel pair stream data written to FIFO D into one of five formats for transport to the VLU. The OPU supports two YCbCr and three RGB formats.

The OPU supports two YCbCr and three RGB formats (refer to Table 3-14, Table 3-15, Table 3-16, and Table 3-18):

- YCbCr 4:2:2 non-tagged
- YCbCr 4:2:2 tagged
- RGB 5:6:5 non-tagged
- RGB 5:5:5 tagged
- RGB 3:3:2 non-tagged

NOTE: The OPU does not convert between YCbCr and RGB formats. The controlling software application must track the format of the video stream transported from the Frame Buffer to the OPU for both field times. For example, it would be invalid to specify an RGB output stream if the Frame Buffer is actually supplying a YCbCr stream.

3.3.5.2 2:1 X Zoom Unit

The 2:1 X Zoom Unit performs a 2-to-1 zoom along the X axis of the output stream. That is, it outputs exactly twice the number of pixels input. A linear interpolation unit generates a new pixel with a value average that of the pixels on either side.

The 2:1 X Zoom Unit does not support RGB 3:3:2 non-tagged output streams.

3.3.5.3 OPU Window Clipping Unit

The Window Clipping Unit defines the clipping window — a rectangular area of interest in the stream transported from the Frame Buffer Data Bus. The clipping window can be a region of only a few pixels per side, up to the entire input stream, and is defined by the following registers:

- Registers OPU_XB1 and OPU_YB1 specify the upper left corner of the clipping window.
- Registers OPU_XB2 and OPU_YB2 specify the lower right corner of the clipping window.

Table 3-25. OPU Window Clipping Unit — Control Registers

Register	Field	Function
OPU_MCR1	IM	Interlace Mode. Specifies whether the input stream is interlaced or non-interlaced.
OPU_MCR1	FPS	Field Polarity Select. Specifies the sync polarity of the input stream.

3.4 RFU: Reference Frame Unit

The RFU, shown in Figure 3-25, creates and manages multiple reference frames, and provides simultaneous access to eight object buffers and four display windows.

The RFU contains three subunits, each of which is detailed in the following sections:

- OBU: Object Buffer Unit
- DWU: Display Window Unit
- MMU: Memory Management Unit.

The OBU and DWU Registers control the operation of the RFU.




Figure 3-25. The Reference Frame Unit

Reference frames are rectangular, two dimensional regions of the Frame Buffer that are allocated and deallocated as necessary by the controlling software application; they can be any size, order, or location, and can be contiguous or separated.

The name *reference frame* comes from the manner by which the RFU manages the frame buffer. Rather than re-arranging graphics objects by recopying bitmaps, the CL-PX2070 moves the frame of reference around the data that represents the object. A number of virtual frame buffers can exist within the physical frame buffer.

NOTE: The number of virtual reference frames which can be allocated is limited only by the total amount of memory available in the Frame Buffer. However, there can be no more than eight physical, simultaneous reference frames (since the CL-PX2070 contains only eight object buffer registers).

The RFU accesses the Frame Buffer using linear rather than rectangular addresses, as shown in Figure 3-26. Although all storage elements are 16 bits wide, the Frame Buffer is addressable only on 32-bit, or pixel pair, boundaries; therefore, the Lsb of the address is always treated as 0h, regardless of the value written by the controlling software application. The bit assignments used by the Frame Buffer Data Bus FBD[31:0] are listed in Table 3-18.




Figure 3-26. Frame Buffer Addressing (32-bit)

The Linear Start Address (LSA) represents the upper left corner (coordinate (0,0)) of the reference frame. It specifies the start of the reference frame relative to the start of the Frame Buffer (physical address 000000h).

NOTE: The CL-PX2070 does not specify a height parameter when defining a reference frame. The controlling software application must ensure that the object buffers and display windows are located within the intended boundaries.

The linear addressing architecture of the RFU allows reference frames to be allocated from contiguous, one dimensional strings of memory, rather than inefficient rectangular areas typical in simpler architectures. A reference frame is specified by two values, as shown in Figure 3-27:

- the LSA, and
- the width in 16-bit pixels.




Figure 3-27. Reference Frame Allocation

* Dimension must be implied by the controlling software application, e.g. not programmed into the CL-PX2070.

3.4.1 OBU: Object Buffer Unit

The OBU creates and manages up to eight physical, simultaneous object buffers, each of which can be programmed (via its linear start address, or LSA) to be located anywhere in the frame buffer memory. The object buffer, shown in Figure 3-28, is a rectangular, two-dimensional storage region allocated within a reference frame. The object buffer is the only means by which data can be stored to or retrieved from the frame buffer.




Figure 3-28. Object Buffer

The OBU allows each object buffer to be locked to either video source, or to be programmed to operate independently. Object buffers also can be placed anywhere within the linearly-addressable frame buffer. One pair of registers for each object buffer completely specify an object buffer and locate it within a reference frame, as shown in Table 3-26.

Table 3-26. Object Buffers — Control Registers

Register	Field	Function
OBU_LSH	—	Display Window Linear Start Address. Specifies the location of the object buffer. This physical location represents a corner of the rectangular region relative to the start of the frame buffer (physical location 00000h), not relative to the reference frame.
OBU_MCR	XBDC, YBDC	XY BLT Direction Control. Determine which corner of the object buffer is specified.
OBU_RFX	—	Object Buffer Reference Frame X Size. Specifies the X dimension (pitch) of the reference frame in 16-bit pixels. OBU_RFX is the only OBU register that has any direct hardware control of the reference frame.
OBU_BSa	—	Object Buffer Size. Specifies the X and Y dimensions of the object buffer in 16-bit pixels.
OBU_RFX	RFX	the X dimension of the reference frame, within which the object buffer is relatively located (the Y dimension is implied by number of lines).
OBU_BSX	BSX	the X and Y size of the object.
OBU_BSY	BSY	the starting pixel of the object buffer.
OBU_LSH	RSVD	the starting pixel of the object buffer.
OBU_LSL	LSL	the starting pixel of the object buffer.
OBU_DEC	DM7-DM0	output decimation — small preview windows which can be displayed at low band width.
OBU_MCR	OPM	operating mode.
OBU_MCR	XBDC	X and Y BLT directions.
OBU_MCR	YBDC	X and Y BLT directions.
OBU_MCR	FA	FIFO association.
OBU_MCR	LME	chrominance and luminance channel masking.
OBU_MCR	CME	chrominance and luminance channel masking.

An object resize operation illustrates the advantages of this arrangement — the processor must only write to three registers to complete the resizing. "Tearing" is eliminated by only "moving" during the Vsync time.

Table 3-28. DWU: Display Window Unit — Control Registers (cont.)

Register	Field	Function
DWU_DSX	—	Display Window Display Y Start. Specifies the number of rows between the top row of the CRT display and the top row of the display window.
DWU_HCR	—	Display Window Horizontal Control Register. Specifies the total number of active pixels per row expected by the current sync parameters of the output CRT display device. (The number of rows to output is not required.)
DWU_DZF, XZOOM	Y, ZOOM	Functional only when used with CL-PX2080. Specifies zoom factor. The image is scaled according to the following formula:

$$\text{Scaling} = \frac{Y_{14}}{\text{ZOOM FACTOR}}$$

Operation with and without the CL-PX2080 MediaDAC™

The CL-PX2080 MediaDAC is a companion device for the CL-PX2070 that allows overlapping (occluded) display windows, as specified by field OCC in Register DWU_MCR.

- When the CL-PX2070 is used with the CL-PX2080, the system supports up to four occluded display windows.
- When the CL-PX2070 is used without the CL-PX2080, the display windows cannot overlap. In this case, the controlling software application must ensure that:
 - adjacent display windows do not overlap;
 - adjacent display windows are separated by the minimum distance specified by Register DWU_HCR;
 - rows within a display window do not cross physical memory row boundaries.

NOTE: The value written into Register DWU_HCR depends upon the dotclock of the CRT display system. For more information, see 4.3.2, page 147. Use the following equation to determine the minimum possible value

$$\text{HWS} = \frac{14.5}{\text{CLK PERIOD}}$$

ATTI019182

3.4.4 MMU: Memory Management Unit

The MMU provides DRAM/VRAM support and translates the parameters from the rest of the system into physical memory addresses using Register MMU_MCR, as shown in Table 3-29. Frame buffer size can be up to 8 megabytes.

Table 3-29. MMU: Memory Management Unit — Control Registers

Register	Field	Function
MMU_MCR	FBC	Frame Buffer Configuration. Specifies the memory device, ensuring that the Frame Buffer is addressed correctly.
MMU_MCR	FBD	Frame Buffer Depth. Specifies the width of the Frame Buffer to be 16 or 32 bits wide. As shown in Figure 3-31, a 16-bit Frame Buffer is addressed identically to the 32-bit Frame Buffer, except that only the least significant 16-bit pixels can be accessed (the most significant 16-bit pixels do not exist). Note the following when using 16-bit mode: <ul style="list-style-type: none"> 8-bit pseudocolor stream data is the input format normally used with 16-bit mode, as shown in Table 3-18. This 16-bit mode is the only mode in which the CPU output formatter fits only the lower 16 bits of the 32-bit Frame Buffer Data Bus. 16-bit input streams can be used, but the input stream device must pack 16-bit pixels in the 32-bit format. A 16-bit output stream can be used if the output stream device unpacks the 16-bit data from the 32-bit format of the CPU.




Figure 3-31. Frame Buffer Addressing (16-Bit)

3.4.4.1 Frame Buffer Architecture

The frame buffer is a DRAM/VRAM array with a 32 bit data bus (FBD[31:0]). Two RAS* signals are provided to select between two 32 bit banks. Four CAS* signals are provided, and are typically used for byte selection. The memory device size is chosen from the options in field FBC of the MMU_MCR register, described in Section 4.4.1 on page 145. Figure 3-32 shows a typical frame buffer implementation.




Figure 3-32. Typical Frame Buffer Implementation

4. DETAILED REGISTER DESCRIPTIONS

This section lists and defines the CL-PX2070 registers. The registers are organized according to CL-PX2070 subsection.

NOTE: Register names containing lower case variables represent groups of registers with similar functions. For example, VIU_DPC1 represents both Datapath Control registers -- VIU_DPC1 (Datapath Control Field 1) and VIU_DPC2 (Datapath Control Field 2). Table 4-1 lists and defines all variables used in this manner.

In order to maintain compatibility with future Pixel Semiconductor products, all reserved bits in all registers must be written as zero.

Table 4-1. Variables Used in Register Names

Variable	Replaces	Variable	Replaces
a (axis)	x, y	n (number)	f (fraction) or i (integer)
b (byte)	L (Low) or H (High)	o (object buffer #)	0 7
c (color space)	Y, U, V or R, G, B	p (port)	1 2
d (display window #)	0 3	s (SId)	0 31
f (field)	1 2	z (channel)	Y, U, V


4.1 HIU: Host Interface Unit -- Registers

Table 4-2. HIU Register Address Map

Register	Pri. Map	Sec. Map	Definition	Used by Registers	Ref. Section
HIU_0	27C0	0290	Register IO Address 0	HIU_CSU Configuration Setup HIU_DBG Debug Control HIU_DRD Debug Read	4 1 1 page 82 4 1 2 page 83 4 1 3 page 84
HIU_1	27C2	0292	Register IO Address 1	HIU_OCS Operation Control/Status HIU_IRQ Interrupt Request	4 1 4 page 85 4 1 5 page 86
HIU_2	27C4	0294	Register IO Address 2	HIU_RIN Register Index	4 1 6 page 87
HIU_3	27C6	0296	Register IO Address 3	HIU_RDT Register Data Port	4 1 7 page 88
HIU_4	27C8	0298	Register IO Address 4	HIU_MDT Memory Data Port	4 1 8 page 88

Table 4-3. HIU Registers Accessed by the Register Data Port

Register	Index	Definition	Ref. Section
HIU_IMD	0000	Indexed Memory Data (Local Hardware Interface Mode)	4 1 9 page 88
HIU_ISU	0001	Interrupt Setup	4 1 10 page 89



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070 Video Processor

4.1.1 HIU_CSU: Configuration Setup (Read Only)

IO Address 27C0 (Primary Map)
0290 (Secondary Map)

See also: Section 3.1.1 on page 27

Register HIU_CSU stores hardware configuration data for the CL-PX2070. An external configuration register must provide configuration data to the LSB of HIU_CSU during the reset interval. HIU_CSU is shadowed by registers HIU_DBG and HIU_DRD.

Bit #	Access	Reset	Description
15	R	0000	Reserved (read as 0)
14	R	0000	Video Processor Device Version
13	R	0000	CL-PX2070
12	R	0000	Reserved (read as 0 in ISA and MCA modes, read as 1 in local hardware interface mode)
11	R	0000	Host System Bus: Specifies the type of host system connected to the CL-PX2070
10	R	0000	ISA bus definition
9	R	0000	Aus ISA
8	R	0000	MCA bus definition
7	R	0000	Aus MCA
6	R	0000	Reserved
5	R	0000	Local hardware interface definition
4	R	0000	1xx: All other configurations reserved.
3	R	0000	Reserved (read as 1)
2	R	0000	Frame Buffer Jumper State
1	R	0000	DRAM
0	R	0000	VDRAM

4.1.2 HIU_DBG: Debug Control (Write Only)

IO Address 27C0 (Primary Map)
0290 (Secondary Map)

Register HIU_DBG controls the diagnostic mode of the CL-PX2070. Field MDE of register HIU_OCS must be set to 1 before write access to this register is enabled. HIU_DBG is shadowed by register HIU_DRD. Field DRE must be set to 1 before read access to register HIU_DRD is enabled.


Bit #	Access	Reset	Description
15	R/W	0n	RSVD
14	R/W	0n	RSVD
13	R/W	0n	RSVD
12	R/W	0n	RSVD
11	R/W	0n	RSVD
10	R/W	0n	RSVD
9	R/W	0n	RSVD
8	R/W	0n	RSVD
7	R/W	0n	RSVD
6	R/W	0n	RSVD
5	R/W	0n	RSVD
4	R/W	0n	RSVD
3	R/W	0n	RSVD
2	R/W	0n	RSVD
1	R/W	0n	RSVD
0	R/W	0n	RSVD

Bit #	Access	Reset	Description
15	R	0000	Reserved (read as 0)
14	R	0000	Video Processor Device Version
13	R	0000	CL-PX2070
12	R	0000	Reserved (read as 0 in ISA and MCA modes, read as 1 in local hardware interface mode)
11	R	0000	Host System Bus: Specifies the type of host system connected to the CL-PX2070
10	R	0000	ISA bus definition
9	R	0000	Aus ISA
8	R	0000	MCA bus definition
7	R	0000	Aus MCA
6	R	0000	Reserved
5	R	0000	Local hardware interface definition
4	R	0000	1xx: All other configurations reserved.
3	R	0000	Reserved (read as 1)
2	R	0000	Frame Buffer Jumper State
1	R	0000	DRAM
0	R	0000	VDRAM

Bit #	Access	Reset	Description
15	R	0000	Reserved (read as 0)
14	R	0000	Video Processor Device Version
13	R	0000	CL-PX2070
12	R	0000	Reserved (read as 0 in ISA and MCA modes, read as 1 in local hardware interface mode)
11	R	0000	Host System Bus: Specifies the type of host system connected to the CL-PX2070
10	R	0000	ISA bus definition
9	R	0000	Aus ISA
8	R	0000	MCA bus definition
7	R	0000	Aus MCA
6	R	0000	Reserved
5	R	0000	Local hardware interface definition
4	R	0000	1xx: All other configurations reserved.
3	R	0000	Reserved (read as 1)
2	R	0000	Frame Buffer Jumper State
1	R	0000	DRAM
0	R	0000	VDRAM

Bit #	Access	Reset	Description
15	R	0000	Reserved (read as 0)
14	R	0000	Video Processor Device Version
13	R	0000	CL-PX2070
12	R	0000	Reserved (read as 0 in ISA and MCA modes, read as 1 in local hardware interface mode)
11	R	0000	Host System Bus: Specifies the type of host system connected to the CL-PX2070
10	R	0000	ISA bus definition
9	R	0000	Aus ISA
8	R	0000	MCA bus definition
7	R	0000	Aus MCA
6	R	0000	Reserved
5	R	0000	Local hardware interface definition
4	R	0000	1xx: All other configurations reserved.
3	R	0000	Reserved (read as 1)
2	R	0000	Frame Buffer Jumper State
1	R	0000	DRAM
0	R	0000	VDRAM

CL-PX2070 Video Processor



Pixel Semiconductor
A Cirrus Logic Company

4.1.2 HIU_DRD: Debug Control (Write Only)

IO Address 27C0 (Primary Map)
0290 (Secondary Map)

Register HIU_DRD controls the diagnostic mode of the CL-PX2070. Field MDE of register HIU_OCS must be set to 1 before write access to this register is enabled. HIU_DRD is shadowed by register HIU_DBG. Field DRE must be set to 1 before read access to register HIU_DRD is enabled.

Bit #	Access	Reset	Description
15	R/W	0n	RSVD
14	R/W	0n	RSVD
13	R/W	0n	RSVD
12	R/W	0n	RSVD
11	R/W	0n	RSVD
10	R/W	0n	RSVD
9	R/W	0n	RSVD
8	R/W	0n	RSVD
7	R/W	0n	RSVD
6	R/W	0n	RSVD
5	R/W	0n	RSVD
4	R/W	0n	RSVD
3	R/W	0n	RSVD
2	R/W	0n	RSVD
1	R/W	0n	RSVD
0	R/W	0n	RSVD

Bit #	Access	Reset	Description
15	R	0000	Reserved (read as 0)
14	R	0000	Video Processor Device Version
13	R	0000	CL-PX2070
12	R	0000	Reserved (read as 0 in ISA and MCA modes, read as 1 in local hardware interface mode)
11	R	0000	Host System Bus: Specifies the type of host system connected to the CL-PX2070
10	R	0000	ISA bus definition
9	R	0000	Aus ISA
8	R	0000	MCA bus definition
7	R	0000	Aus MCA
6	R	0000	Reserved
5	R	0000	Local hardware interface definition
4	R	0000	1xx: All other configurations reserved.
3	R	0000	Reserved (read as 1)
2	R	0000	Frame Buffer Jumper State
1	R	0000	DRAM
0	R	0000	VDRAM

Bit #	Access	Reset	Description
15	R	0000	Reserved (read as 0)
14	R	0000	Video Processor Device Version
13	R	0000	CL-PX2070
12	R	0000	Reserved (read as 0 in ISA and MCA modes, read as 1 in local hardware interface mode)
11	R	0000	Host System Bus: Specifies the type of host system connected to the CL-PX2070
10	R	0000	ISA bus definition
9	R	0000	Aus ISA
8	R	0000	MCA bus definition
7	R	0000	Aus MCA
6	R	0000	Reserved
5	R	0000	Local hardware interface definition
4	R	0000	1xx: All other configurations reserved.
3	R	0000	Reserved (read as 1)
2	R	0000	Frame Buffer Jumper State
1	R	0000	DRAM
0	R	0000	VDRAM

Bit #	Access	Reset	Description
15	R	0000	Reserved (read as 0)
14	R	0000	Video Processor Device Version
13	R	0000	CL-PX2070
12	R	0000	Reserved (read as 0 in ISA and MCA modes, read as 1 in local hardware interface mode)
11	R	0000	Host System Bus: Specifies the type of host system connected to the CL-PX2070
10	R	0000	ISA bus definition
9	R	0000	Aus ISA
8	R	0000	MCA bus definition
7	R	0000	Aus MCA
6	R	0000	Reserved
5	R	0000	Local hardware interface definition
4	R	0000	1xx: All other configurations reserved.
3	R	0000	Reserved (read as 1)
2	R	0000	Frame Buffer Jumper State
1	R	0000	DRAM
0	R	0000	VDRAM

Bit #	Access	Reset	Description
15	R	0000	Reserved (read as 0)
14	R	0000	Video Processor Device Version
13	R	0000	CL-PX2070
12	R	0000	Reserved (read as 0 in ISA and MCA modes, read as 1 in local hardware interface mode)
11	R	0000	Host System Bus: Specifies the type of host system connected to the CL-PX2070
10	R	0000	ISA bus definition
9	R	0000	Aus ISA
8	R	0000	MCA bus definition
7	R	0000	Aus MCA
6	R	0000	Reserved
5	R	0000	Local hardware interface definition
4	R	0000	1xx: All other configurations reserved.
3	R	0000	Reserved (read as 1)
2	R	0000	Frame Buffer Jumper State
1	R	0000	DRAM
0	R	0000	VDRAM

Bit #	Access	Reset	Description
15	R	0000	Reserved (read as 0)
14	R	0000	Video Processor Device Version
13	R	0000	CL-PX2070
12	R	0000	Reserved (read as 0 in ISA and MCA modes, read as 1 in local hardware interface mode)
11	R	0000	Host System Bus: Specifies the type of host system connected to the CL-PX2070
10	R	0000	ISA bus definition
9	R	0000	Aus ISA
8	R	0000	MCA bus definition
7	R	0000	Aus MCA
6	R	0000	Reserved
5	R	0000	Local hardware interface definition
4	R	0000	1xx: All other configurations reserved.
3	R	0000	Reserved (read as 1)
2	R	0000	Frame Buffer Jumper State
1	R	0000	DRAM
0	R	0000	VDRAM



Pixel
Semiconductor
A Cirrus Logic Company

CL-PX2070 Video Processor

4.1.3 HIU_DRD: Debug Read (Read Only)

IO Address 27C0 (Primary Map)
0290 (Secondary Map)

See also:

HIU_DRG Debug Control (Write Only), p. 83
HIU_OCS Operation Control/Status (Read/Write), p. 85
SIU_MCR Master Control, p. 124
SIU_SIM Sequencer Instruction Memory, p. 127

Register HIU_DRD accesses diagnostic information provided by the global Error Detection Trap, the current object buffer counters, and the SIU current index. HIU_DRD is a shadow register to HIU_CSU. Field MDE of register HIU_OCS and field DRE of register HIU_DBG must be set to 1 before read access to this register is enabled.

EDI	XC					YC					SIMIN				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15	R	0	EDT	Error Detection Trap. This field is the logical OR of all FIFO overflow and underflow flags, and the watchdog timeout.
			0	No error
			1	Error detected
14	R	0n	XC	Upper 5 bits of X Counter (Single Step Mode) (0-1Fh)
9	R	0n	YC	Upper 5 bits of Y Counter (Single Step Mode) (0-1Fh)
4	R	0n	SIMIN	Sequence Instruction Memory Current Index (0-1Fh)

ATI019185

CL-PX2070 Video Processor

4.1.4 HIU_OCS: Operation Control/Status (Read/Write)

IO Address 27C2 (Primary Map)
0292 (Secondary Map)

Register HIU_OCS controls the operating mode of the CL-PX2070 and provides status indicators. HIU_OCS is shadowed during read cycles by register HIU_IHO (see field SRC below).

RSVD	FFH	FDH	DMAW	SRC	MDE	DPC	MPC	PMC	UMI	TIME	ITEM				
											SH	3	2	1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15	R	0	RSVD	Reserved (read as 0)
14	R	0	FFH	FIFO F half full when read as 1
13	R	0	FDH	FIFO D half full when read as 1
12	R	0	DMAW	Indicates DMA wait state when read as 1
11	R/W	0	SRC	Status Read Select. Specifies register to access during a read cycle.
			0	Read status from register HIU_OCS
			1	Read status from shadow register HIU_IHO
10	R/W	0	MDE	Master Debug Enable. Controls access to the debug support registers.
			0	Disable debug operation
			1	Enable debug operation, enables access to registers HIU_DBG and HIU_DRD
9	R/W	0	DPC	Display Window Posting Operation Control (auto reset). Specifies the register posting mode of the DWU.
			0	Disable posting
			1	Enable posting (auto reset on post)
8	R/W	0	MPC	Master Posting Control (auto reset). Enables or disables all register posting logic of the CL-PX2070.
			0	Disable posting
			1	Enable posting (auto reset on post)
7	R/W	0	PMC	Posting Mode Control. Specifies normal register posting or forces an immediate register posting operation.
			0	Normal posting operation
			1	Immediate post all registers (auto reset on post)
6	R/W	0	DMD	DMA Direction
			0	DMA input to CL-PX2070
			1	DMA output from CL-PX2070
5	R/W	0	DME	DMA Enable
			0	Disable DMA transfers
			1	Enable DMA transfers

Bit # Access Reset Description (cont.)

4	RW	0	SN	Soft Reset (auto reset). Causes a soft reset to be performed on all internal units. All registers are reset to 0, all FIFOs are cleared, and all counters are set to 0. Output signals are placed in tri-state.
5	RW	0		No reset performed
6	RW	1		Perform soft reset (auto reset)
7	RW	0000	IFM	Interrupt Enable Mask. This field enables or disables interrupt requests from the four major interrupt sources. When more than one interrupt source is enabled, the requests are ORed. any source can assert IRQ. See Section 4.1.10 on page 89 for additional information on the interrupt system.
8	RW	0001		Enable counter to generate signal IRQ
9	RW	0010		Enable watchdog to generate signal IRQ
10	RW	0100		Enable object buffer termination to generate signal IRQ
11	RW	1000		Enable FIFO overflow/underflow to generate signal IRQ

4.1.5 HIU_IRQ: Interrupt Request (Read Only)

IO Address 27C2 (Primary Map)
0292 (Secondary Map)

See also HIU_OCS: Operation Control/Status (Read/Write), p. 85
HIU_ISU: Interrupt Setup, p. 89

Register HIU_IRQ accesses all interrupt requests generated by the IPU1, the IPU2, the OBU, the Watchdog Timer, and the FIFO overflow and underflow flags. An interrupt service routine typically uses HIU_IRQ to determine the interrupt request source(s). HIU_IRQ shadow register HIU_OCS: Field SRC of register HIU_OCS must be set to 1 before access to this register is enabled. An interrupt request appears as a 1, and inactive interrupt sources remain at 0.

NSVD															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15	R	0h	NSVD	Reserved (read as 0)
14	R	0	OBT	Object Buffer Termination (auto reset on read). Indicates that an object buffer termination condition occurred in the OBU.
13	R	0	IP2C	IPU2 Counter (auto reset on read). Indicates that a line, field, or vertical sync pulse interrupt request occurred in the IPU2.
12	R	0	IP1C	IPU1 Counter (auto reset on read). Indicates that a line, field, or vertical sync pulse interrupt request occurred in the IPU1.
11	R	0	FUN	FIFO Underflow (auto reset on read). Indicates that an underflow condition occurred in a FIFO (SIU_FCS: FIFO Control/Status, p. 124).

86

PRELIMINARY DATA SHEET

October 1992

Bit # Access Reset Description (cont.)

1	R	0	F0V	FIFO Overflow (auto reset on read). Indicates that an overflow condition occurred in a FIFO (SIU_FCS: FIFO Control/Status, p. 124).
0	R	0	WDT	Watchdog Timer to generate signal IRQ (auto reset on read). Indicates that a timeout condition occurred in the Watchdog Timer (VIU_WDT: Watchdog Timer, p. 94).

4.1.6 HIU_RIN: Register Index (Read/Write)

IO Address 27C4 (Primary Map)
0294 (Secondary Map)

See also: HIU_IMD: Indexed Memory Data (Local Hardware Interface Mode), p. 88

Register HIU_RIN specifies the index value of the next register to be accessed. An optional control automatically increments the index address on consecutive access (read or write) cycles.

RIN															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15	RW	0h	AIC	Automatic Increment Control. Controls the automatic increment feature of the index address. 0 Disable automatic increment 1 Enable automatic increment
14	RW	0h	RIN	Register Index (0-7FFFh)

October 1992

PRELIMINARY DATA SHEET

87



Pixel
Semiconductor
A Cirrus Logic Company

CL-PX2070 Video Processor

4.1.7 HIU_RDT: Register Data Port

IO Address 27C6 (Primary Map)
0296 (Secondary Map)

HIU_RDT is the register data port. All registers mapped to HIU_RDT are index mapped by HIU_RIN.

DIO															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15 0 R/W 0h DIO Register Data I/O

4.1.8 HIU_MDT: Memory Data Port (Read/Write)

IO Address 27C8 (Primary Map)
0298 (Secondary Map)

IO port HIU_MDT accesses the Frame Buffer. To maintain data integrity when reading or writing to this port, first check the status of the appropriate FIFO.

MIO															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15 0 R/W 0h MIO Memory Data I/O

4.1.9 HIU_IMD: Indexed Memory Data (Local Hardware Interface Mode)

IO Address HIU_IMD
Index 0000

Register HIU_IMD may be used to access the Frame Buffer when the CL PX2070 is operating in local hardware interface mode. The CL PX2070 accesses the Frame Buffer through register data port HIU_RDT when register HIU_IMD is specified.

MIO															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15 0 R/W 0h MIO Memory Data I/O

CL-PX2070 Video Processor

4.1.10 HIU_ISU: Interrupt Setup

IO Address HIU_RDT
Index 0001

Register HIU_ISU specifies the interrupt modes for the IPU1, IPU2, and the OBU. Any interrupt requests generated in the IPU1, IPU2, and OBU must also be enabled through field IFM of register HIU_OCS. IPU interrupts are combined with an AND function. If more than one interrupt source is enabled within an IPU's field, all sources must be active before an interrupt request is posted.

The interrupt sources in the OBIS field use an OR function. If more than one interrupt source is selected, any one active source can trigger an interrupt.

RSVD				IP2S				IP1S				OBIS			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0


Bit # Access Reset

15 14 R/W 00 RSVD Reserved (read as 0)

13 11 R/W 000 IP2S IPU2 Interrupt Select. Specifies the IPU2 line count, field count, and in put vertical sync pulse combination required to generate an interrupt request.
001 Interrupt on line count
010 Interrupt on field count
100 Interrupt on VSync

10 8 R/W 000 IP1S IPU1 Interrupt Select. Specifies the IPU1 line count, field count, and in put vertical sync pulse combination required to generate an interrupt request.
001 Interrupt on line count
010 Interrupt on field count
100 Interrupt on VSync

7 0 R/W 0h OBIS Object Buffer Termination Interrupt (request). Specifies the OBU object buffer termination conditions combination required to generate an interrupt request signal IRQ.
01h Object buffer 0 termination
02h Object buffer 1 termination
04h Object buffer 2 termination
06h Object buffer 3 termination
08h Object buffer 4 termination
10h Object buffer 5 termination
20h Object buffer 6 termination
40h Object buffer 7 termination
80h Object buffer 7 termination



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070 Video Processor

4.2 VBU: Video Bus Unit — Registers

Table 4-4. VBU Registers Accessed by the Register Data Port

Register	Index	Definition	Ref. Section
VBU: Video Interface Unit			
VBU_MCR1	1000	Master Control V1	4.2.1, page 91
VBU_MCR2	1001	Master Control V2	4.2.1.1, page 91
VBU_DPC1	1002	Datapath Control Field 1	4.2.1.1, page 91
VBU_DPC2	1003	Datapath Control Field 2	4.2.1.2, page 92
VBU_WDT	1004	Watchdog Timer	4.2.1.2, page 92
VSU: Video Sync Unit			
VSU_HSW	1100	Horizontal Sync Width	4.2.2, page 95
VSU_HAD	1101	Horizontal Active Delay	4.2.2.1, page 96
VSU_HAP	1102	Horizontal Active Pixels	4.2.2.2, page 96
VSU_HP	1103	Horizontal Period	4.2.2.3, page 97
VSU_VSW	1104	Vertical Sync Width	4.2.2.4, page 97
VSU_VAD	1105	Vertical Active Delay	4.2.2.5, page 98
VSU_VAP	1106	Vertical Active Pixels	4.2.2.6, page 98
VSU_VP	1107	Vertical Period	4.2.2.7, page 99

AT1019168

CL-PX2070 Video Processor



Pixel Semiconductor
A Cirrus Logic Company

4.2.1 VBU: Video Interface Unit

4.2.1.1 VBU_MCRp: Master Control

IO Address HIU_RDT
1000 (VBU_MCR1 Master Control V1)
1001 (VBU_MCR2 Master Control V2)

Registers VBU_MCR1 and VBU_MCR2 specify the functional and I/O characteristics of Video Port Interfaces 1 and 2.

STM	OPF	OSS	OVSP	CHSP	OBP	IBI	IFP	ISS	IVSP	IVSP	IBP	IBT	K.M		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Res Description

15	R/W	0	STM	0	Still Mode	0	Still mode disabled	1	Still mode enabled						
14	R/W	0	OKP	0	Output Video Field Polarity	0	normal polarity	1	inverted polarity						
13	12	R/W	00	OSS	00	Output Video Sync Source	00	Vsync, Hsync, and blank input to CL PX2070	01	Vsync, Hsync, and blank input to CL PX2070; blank output from CIP					
									10	Vsync, Hsync, and blank output from VSU					
									11	Blank output from CPU					
11	R/W	0	OVSP	0	Output Video Vertical Sync Polarity	0	active low	1	active high						
									0	Output Video Horizontal Sync Polarity	0	active low	1	active high	
10	R/W	0	CHSP	0	Output Video Composite Sync Polarity	0	active low	1	active high						
									0	Output Video Blank Polarity	0	active low	1	active high	
									0	Output Video Blank Type	0	Blank	1	Blank	
9	R/W	0	OBP	0	Output Video Blank Type	0	Blank	1	Blank						
									0	Output Video Blank Type	0	Blank	1	Blank	
8	R/W	0	OBP	0	Output Video Blank Type	0	Blank	1	Blank						
									0	Output Video Blank Type	0	Blank	1	Blank	
7	R/W	0	IFP	0	Input Video Field Polarity	0	active low	1	active high						



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070 Video Processor

Bit # Access Res Description (cont.)

6	R/W	0	R/S	Input Sync Source
0				VHS/V2VS, VHS/V2HS, VHS/V2BL input to CL PX2070
1				VHS/V2VS, VHS/V2HS, VHS/V2BL output from CL PX2070
5	R/W	0	R/S/P	Input Video VSync Polarity
0				Specifies polarity of vertical sync signals V1VS (V1U, MCR1) and V2VS (V2U, MCR2) when used as input
1				active low
1				active high
4	R/W	0	R/S/P	Input Video Horizontal Sync Polarity
0				Specifies polarity of horizontal sync signals V1HS (V1U, MCR1) and V2HS (V2U, MCR2) when used as inputs
1				active low
1				active high
3	R/W	0	R/P	Input Video Blank Polarity
0				Specifies polarity of horizontal/composite blanking signals V1BL (V1U, MCR1) and V2BL (V2U, MCR2) when used as inputs
1				active low
1				active high
2	R/W	0	R/T	Input Video Blank Type
0				Specifies type of horizontal/composite blanking signals V1BL (V1U, MCR1) and V2BL (V2U, MCR2) when used as inputs
1				Blank
10	R/W	00	I/O	Input/Output Mode
00				Specifies whether Video Port V1 or V2 is input only, output only, or duplex under the control of V1PH (V1) or V2PH (V2)
00				Input only
10				Duplex, output on V1PH/V2PH high
11				Duplex, output on V1PH/V2PH low

4.2.1.2 VIU, DPC: Datapath Control


IO Address 1H0 1H11
Index 1002 (VIU, DPC: Datapath Control field 1)
1003 (VIU, DPC: Datapath Control field 2)

Registers VIU, DPC1 and VIU, DPC2 specify the flow of stream data and the source of control sync references for the IPU1, the IPU2, and the OPU for fields 1 and 2

RSVD				VSUDC				IPUDC				OPDC			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ATI019189

CL-PX2070 Video Processor



Pixel Semiconductor
A Cirrus Logic Company

Bit # Access Resel Description

15 12	R/W	0000	RSVD	Reserved (read as 0)
11 9	R/W	000	VSUDC	VSU Datapath Control
000				V1 sources clock, V1PH1 qualified
010				V2 sources clock, V2PH1 qualified
100				MCI K/3 linebase
101				MCI K/6 linebase
110, 111				Reserved
8 6	R/W	000	IPUDC	IPU1 Datapath Control
000				Specifies the source of control sync references and input stream data for the IPU1
001				V1 sources control sync/data, V1PH1 qualified
010				V2 sources control sync/data, V2PH1 qualified
011				V2 sources control sync/data, V2PH1 qualified
100				OPU sources data, MCI K/3 linebase, sync from VSU
101				OPU sources data, MCI K/6 linebase, sync from VSU
110, 111				Reserved
5 3	R/W	000	IPUDC	IPU2 Datapath Control
000				Specifies the source of control sync references and input stream data for the IPU2
001				V1 sources control sync/data, V1PH1 qualified
010				V2 sources control sync/data, V2PH1 qualified
011				V2 sources control sync/data, V2PH1 qualified
100				OPU sources data, MCI K/3 linebase, sync from VSU
101				OPU sources data, MCI K/6 linebase, sync from VSU
110				BRU sources control data, no sync controls
111				Reserved
2 0	R/W	000	OPDC	OPU Datapath Control
000				Specifies the source of control sync references and the destination of output stream data from the OPU
001				V1 sources control sync, V1PH1 qualified
010				V2 sources control sync, V2PH1 qualified
011				V2 sources control sync, V2PH1 qualified
100				VSU sources control sync, MCI K/3 linebase
101				VSU sources control sync, MCI K/6 linebase
110				BRU receives data, no sync controls
111				Reserved

a MCI K/3 is expressed as "sequencer clock" in some other places in this document

4.2.1.3 VLU_WDT: Watchdog Timer

IO Address 180 (H01)
Index 1004

Register VLU_WDT controls the operation of the watchdog timer, and specifies the field toggle mode of the SIU.

MMS		MFTS		WTE		TIMEOUT										
RSVD	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15	R/W	0	RSVD	Reserved (read as 0)
14	R/W	0	MMS	Manual Mode Start Writing 0, then 1 while MFTS is programmed to 0 initiates a field toggle in manual mode
13	R/W	000	MFTS	Master Field Toggle Select Specifies the field toggle mode for the SIU. The field toggles on the leading edge of Vsync. 000 Field timing from V1 input video Vsync 001 Field timing from V1 input video Vsync 010 Field timing from V2 input video Vsync 011 Field timing from V2 input video Vsync 100 Field timing from V2 output video Vsync 101 Field timing from watchdog timer 110 Field timing from V1 Vsync 111 Field timing from manual mode start
10	R/W	0	WTE	Watchdog timer Enable Enables or disables the operation of the watchdog timer 0 Disable watchdog timer 1 Enable watchdog timer
10	R/W	0n	TIMEOUT	Timeout Specifies the watchdog timer interval. The timebase interval is the memory clock signal MCLK prescaled by a factor of 49,152 (3.214) (0.317h)

AT1019190

4.2.2 VSU: Video Sync Unit

The following sections describe the VSU registers, shown in Figure 4.1 and Figure 4.2




Figure 4.1. VSU Horizontal Sync Timing





Figure 4.2. VSU Vertical Sync Timing



CL-PX2070
Video Processor

4.2.2.1 VSU_HSW: Horizontal Sync Width

IO Address 1100
Index 1100

See also Figure 4.1 VSU Horizontal Sync Timing, p. 95

Register VSU_HSW specifies the width of the horizontal sync pulse generated by the internal sync generator. The timebase is specified by fields IPU1DC and IPU2DC of register VIU_DPCI.

RSVD										HSW									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

Bit # Access Reset Description

15 7 RW 0n RSVD Reserved (read as 0)

6 0 RW 0n HSW Horizontal sync width (0.7T_h)

4.2.2.2 VSU_HAD: Horizontal Active Delay

IO Address 1101
Index 1101

See also Figure 4.1 VSU Horizontal Sync Timing, p. 95


Register VSU_HAD specifies the delay from the start of the horizontal sync pulse generated by the internal sync generator to the beginning of the horizontal active interval. The timebase is specified by fields IPU1DC and IPU2DC of register VIU_DPCI.

RSVD										HAD									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

Bit # Access Reset Description

15 10 RW 0n RSVD Reserved (read as 0)

9 0 RW 0n HAD Horizontal active delay (0.31T_h)



CL-PX2070
Video Processor

4.2.2.3 VSU_HAP: Horizontal Active Pixels

IO Address 1102
Index 1102

See also Figure 4.1 VSU Horizontal Sync Timing, p. 95

Register VSU_HAP specifies the width of the horizontal active interval generated by the internal sync generator. The timebase is input memory clock signal MCLK prescaled by a factor of 3 or 6, as specified by fields IPU1DC and IPU2DC of register VIU_DPCI.

RSVD										HAP									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

Bit # Access Reset Description

15 11 RW 0n RSVD Reserved (read as 0)

10 0 RW 0n HAP Horizontal active pixels (0.31T_h)

4.2.2.4 VSU_HP: Horizontal Period

IO Address 1103
Index 1103

See also Figure 4.1 VSU Horizontal Sync Timing, p. 95

Register VSU_HP specifies the width of the horizontal sync period generated by the internal sync generator. The timebase is input memory clock signal MCLK prescaled by a factor of 3 or 6, as specified by fields IPU1DC and IPU2DC of register VIU_DPCI.

NOTE: The number entered in HP must be one less than the desired interval. See Section 3.2.3 on page 43 for additional information.

RSVD										HP									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

Bit # Access Reset Description

15 10 RW 0n RSVD Reserved (read as 0)

9 0 RW 0n HP Desired horizontal period (0.31T_h)



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

4.2.2.5 VSU_VSW: Vertical Sync Width

IO Address HIU_RDT
Index 1104

See also Figure 4.2 VSU Vertical Sync Timing, p 95

Register VSU_VSW specifies the width of the vertical sync pulse generated by the internal sync generator. The timebase is the horizontal sync interval specified by register VSU_HP.

RSVD										VSW			
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0

Bit # Access Reset Description

15 7 RW 0n RSVD Reserved (read as 0)

6 0 RW 0n VSW Vertical sync width (0-7Fh)

4.2.2.6 VSU_VAD: Vertical Active Delay

IO Address HIU_RDT
Index 1105

See also Figure 4.2 VSU Vertical Sync Timing, p 95

Register VSU_VAD specifies the delay from the start of the vertical sync pulse generated by the internal sync generator to the beginning of the vertical active interval. The timebase is the horizontal sync interval specified by register VSU_HP.


RSVD										VAD			
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0

Bit # Access Reset Description

15 10 RW 0n RSVD Reserved (read as 0)

9 0 RW 0n VAD Vertical active delay (0-3Fh)

CL-PX2070
Video Processor



Pixel Semiconductor
A Cirrus Logic Company

4.2.2.7 VSU_VAP: Vertical Active Pixels

IO Address HIU_RDT
Index 1106

See also Figure 4.2 VSU Vertical Sync Timing, p 95

Register VSU_VAP specifies the width of the vertical active interval generated by the internal sync generator. The timebase is the horizontal sync interval specified by register VSU_HP.

RSVD										VAP			
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0

Bit # Access Reset Description

15 11 RW 0n RSVD Reserved (read as 0)

10 0 RW 0n VAP Vertical active pixels (0-7Fh)

4.2.2.8 VSU_VP: Vertical Period

IO Address HIU_RDT
Index 1107

See also Figure 4.2 VSU Vertical Sync Timing, p 95

Register VSU_VP specifies the width of the vertical sync period generated by the internal sync generator. The timebase is the horizontal sync interval specified by register VSU_HP. This register also provides the enable and single sweep controls for the internal sync generator.

RSVD										VP			
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0

Bit # Access Reset Description


15 RW 0 SGE Sync Generator Enable

14 RW 0 SSE Single Sweep Enable - 1 Enables single sweep mode. When this bit is written as 1, SGE resets to 0 at the end of the sweep. When SGE is set (written as 1), another single sweep occurs after which it is reset.

13 10 RW 0000 RSVD Reserved (read as 0)

9 0 RW 0n VP Vertical active count (0-7Fh)

AT1019102



Pixel Semiconductor
A Cirrus Logic Company

4.3 VPU: Video Processor Unit — Registers

Table 4.5. VPU Registers Accessed by the Register Data Port

Name	Index	Definition	Ref. Section
VPU Global Control			
VPU_MCR	2000	Master Control	4.3.1, page 105
IPU1: Input Processor Unit 1			
IPU1_PIX	2100	Pixel Count	4.3.2, page 106
IPU1_LIC	2101	Line Count	4.3.2, page 106
IPU1_FLIC	2102	Field Count	4.3.2, page 107
IPU1_LIR	2103	Line Count Interrupt Request	4.3.2, page 107
IPU1_FIR	2104	Field Count Interrupt Request	4.3.2, page 106
IPU1_LIRB	2200	LUT RAM Base Address	4.3.2, page 106
IPU1_LIRD	2201	LUT RAM Data	4.3.2, page 109
IPU1_MCR1	3000	Master Control Field 1	4.3.2, page 109
IPU1_XB1	3001	X Begin Fraction Field 1	4.3.2, page 111
IPU1_YS1	3002	Y Begin Fraction Field 1	4.3.2, page 111
IPU1_XS1	3003	X Shrink Integer Field 1	4.3.2, page 112
IPU1_YS1	3004	Y Shrink Integer Field 1	4.3.2, page 113
IPU1_XB1	3005	X Shrink Integer Field 1	4.3.2, page 113
IPU1_YS1	3006	Y Shrink Integer Field 1	4.3.2, page 114
IPU1_XB1	3007	Y Begin Integer Field 1	4.3.2, page 114
IPU1_YS1	3008	Y End Integer Field 1	4.3.2, page 115
IPU1_XS1	3009	Y Shrink Fraction Field 1	4.3.2, page 116
IPU1_YS1	300a	Key Function Code Field 1	4.3.2, page 117
IPU1_MMV1	300b	Chroma Key Y/R Mask/Min Field 1	4.3.2, page 117
IPU1_MMV1	300c	Chroma Key U/G Mask/Min Field 1	4.3.2, page 117
IPU1_MMV1	300d	Chroma Key V/B Mask/Min Field 1	4.3.2, page 117
IPU1_MCR2	3100	Master Control Field 2	4.3.2, page 109
IPU1_XB2	3101	X Begin Fraction Field 2	4.3.2, page 111

100

PRELIMINARY DATA SHEET

October 1992

ATI019193

CL-PX2070 Video Processor



Pixel Semiconductor
A Cirrus Logic Company

Table 4.5. VPU Registers Accessed by the Register Data Port (cont.)

Name	Index	Definition	Ref. Section
IPU1_XB2	3102	X Begin Integer Field 2	4.3.2, page 111
IPU1_XE2	3103	X End Integer Field 2	4.3.2, page 112
IPU1_XS2	3104	X Shrink Fraction Field 2	4.3.2, page 113
IPU1_YS2	3105	X Shrink Integer Field 2	4.3.2, page 113
IPU1_YB2	3106	Y Begin Fraction Field 2	4.3.2, page 114
IPU1_YB2	3107	Y Begin Integer Field 2	4.3.2, page 114
IPU1_YE2	3108	Y End Integer Field 2	4.3.2, page 115
IPU1_YS2	3109	Y Shrink Fraction Field 2	4.3.2, page 116
IPU1_YS2	310a	Y Shrink Integer Field 2	4.3.2, page 116
IPU1_KFC2	310b	Key Function Code Field 2	4.3.2, page 117
IPU1_MMV2	310c	Chroma Key Y/R Mask/Min Field 2	4.3.2, page 117
IPU1_MMV2	310d	Chroma Key U/G Mask/Min Field 2	4.3.2, page 117
IPU1_MMV2	310e	Chroma Key V/B Mask/Min Field 2	4.3.2, page 117
IPU2: Input Processor Unit 2			
IPU2_PIX	2200	Pixel Count	4.3.3, page 119
IPU2_LIC	2201	Line Count	4.3.3, page 119
IPU2_FLIC	2202	Field Count	4.3.3, page 120
IPU2_LIR	2203	Line Count Interrupt Request	4.3.3, page 120
IPU2_FIR	2204	Field Count Interrupt Request	4.3.3, page 121
IPU2_MCR1	3200	Master Control Field 1	4.3.3, page 121
IPU2_XB1	3202	X Begin Integer Field 1	4.3.3, page 122
IPU2_XE1	3203	X End Integer Field 1	4.3.3, page 122
IPU2_YB1	3207	Y Begin Integer Field 1	4.3.3, page 123
IPU2_YE1	3208	Y End Integer Field 1	4.3.3, page 123
IPU2_MCR2	3300	Master Control Field 2	4.3.3, page 121
IPU2_XB2	3302	X Begin Integer Field 2	4.3.3, page 122
IPU2_XE2	3303	X End Integer Field 2	4.3.3, page 122
IPU2_YB2	3307	Y Begin Integer Field 2	4.3.3, page 123

October 1992

101

PRELIMINARY DATA SHEET

Table 4-5. VPU Registers Accessed by the Register Data Port (cont.)

Name	Index	Definition	Ref. Section
Y12 Y12	3108	Y End Integer Field 2	4.3.4.10, page 123
SIU: Sequencer Instruction Unit			
SIU_MCI	2800	Master Control	4.3.4, page 124
SIU_CS	2801	FI/O Control/Status	4.3.4.1, page 124
SIU_FOU	2802	FI/O Overflow/Underflow	4.3.4.2, page 124
SIU0_SIM	2800	Sequencer Instruction Memory 0	4.3.4.4, page 127
SIU1_SIM	2801	Sequencer Instruction Memory 1	4.3.4.4, page 127
SIU2_SIM	2802	Sequencer Instruction Memory 2	4.3.4.4, page 127
SIU3_SIM	2803	Sequencer Instruction Memory 3	4.3.4.4, page 127
SIU4_SIM	2804	Sequencer Instruction Memory 4	4.3.4.4, page 127
SIU5_SIM	2805	Sequencer Instruction Memory 5	4.3.4.4, page 127
SIU6_SIM	2806	Sequencer Instruction Memory 6	4.3.4.4, page 127
SIU7_SIM	2807	Sequencer Instruction Memory 7	4.3.4.4, page 127
SIU8_SIM	2808	Sequencer Instruction Memory 8	4.3.4.4, page 127
SIU9_SIM	2809	Sequencer Instruction Memory 9	4.3.4.4, page 127
SIU10_SIM	280a	Sequencer Instruction Memory 10	4.3.4.4, page 127
SIU11_SIM	280b	Sequencer Instruction Memory 11	4.3.4.4, page 127
SIU12_SIM	280c	Sequencer Instruction Memory 12	4.3.4.4, page 127
SIU13_SIM	280d	Sequencer Instruction Memory 13	4.3.4.4, page 127
SIU14_SIM	280e	Sequencer Instruction Memory 14	4.3.4.4, page 127
SIU15_SIM	280f	Sequencer Instruction Memory 15	4.3.4.4, page 127
SIU16_SIM	2810	Sequencer Instruction Memory 16	4.3.4.4, page 127
SIU17_SIM	2811	Sequencer Instruction Memory 17	4.3.4.4, page 127
SIU18_SIM	2812	Sequencer Instruction Memory 18	4.3.4.4, page 127
SIU19_SIM	2813	Sequencer Instruction Memory 19	4.3.4.4, page 127
SIU20_SIM	2814	Sequencer Instruction Memory 20	4.3.4.4, page 127
SIU21_SIM	2815	Sequencer Instruction Memory 21	4.3.4.4, page 127
SIU22_SIM	2816	Sequencer Instruction Memory 22	4.3.4.4, page 127

Table 4-5. VPU Registers Accessed by the Register Data Port (cont.)

Name	Index	Definition	Ref. Section
SIU23_SIM	2817	Sequencer Instruction Memory 23	4.3.4.4, page 127
SIU24_SIM	2818	Sequencer Instruction Memory 24	4.3.4.4, page 127
SIU25_SIM	2819	Sequencer Instruction Memory 25	4.3.4.4, page 127
SIU26_SIM	281a	Sequencer Instruction Memory 26	4.3.4.4, page 127
SIU27_SIM	281b	Sequencer Instruction Memory 27	4.3.4.4, page 127
SIU28_SIM	281c	Sequencer Instruction Memory 28	4.3.4.4, page 127
SIU29_SIM	281d	Sequencer Instruction Memory 29	4.3.4.4, page 127
SIU30_SIM	281e	Sequencer Instruction Memory 30	4.3.4.4, page 127
SIU31_SIM	281f	Sequencer Instruction Memory 31	4.3.4.4, page 127
ALU: Arithmetic and Logic Unit			
ALU_MCR1	2900	Master Control Field 1	4.3.5.1, page 128
ALU_MCR2	2901	Master Control Field 2	4.3.5.1, page 128
ALU_TOP	2902	Tag Operation	4.3.5.2, page 129
ALU_AV	2903	Alpha Value	4.3.5.3, page 130
ALU_LOPY	2904	Logic Operation Channel Y	4.3.5.4, page 130
ALU_LOPU	2905	Logic Operation Channel U	4.3.5.4, page 130
ALU_LOPV	2906	Logic Operation Channel V	4.3.5.4, page 130
ALU_CAV	2907	Constant A, Channel Y	4.3.5.5, page 131
ALU_CAU	2908	Constant A, Channel U	4.3.5.5, page 131
ALU_CAV	2909	Constant A, Channel V	4.3.5.5, page 131
ALU_CBY	290a	Constant B, Channel Y	4.3.5.6, page 131
ALU_CBU	290b	Constant B, Channel U	4.3.5.6, page 131
ALU_CBV	290c	Constant B, Channel V	4.3.5.6, page 131
ALU_CCY	290d	Constant C, Channel Y	4.3.5.7, page 132
ALU_CCU	290e	Constant C, Channel U	4.3.5.7, page 132
ALU_CCV	290f	Constant C, Channel V	4.3.5.7, page 132

Table 4-5. VPU Registers Accessed by the Register Data Port (cont.)

Name	Index	Definition	Ref. Section
OPU: Output Processing Unit			
OPU_MCR1	2a00	Master Control Field 1	4.3.6, page 133
OPU_XB11	2a02	X Begin Integer Field 1	4.3.6.1, page 133
OPU_XE11	2a03	X End Integer Field 1	4.3.6.2, page 134
OPU_YB11	2a07	Y Begin Integer Field 1	4.3.6.3, page 134
OPU_YE11	2a08	Y End Integer Field 1	4.3.6.4, page 135
OPU_MCR2	2000	Master Control Field 2	4.3.6.5, page 135
OPU_XB12	2002	X Begin Integer Field 2	4.3.6.1, page 133
OPU_XE12	2003	X End Integer Field 2	4.3.6.2, page 134
OPU_YB12	2007	Y Begin Integer Field 2	4.3.6.3, page 134
OPU_YE12	2008	Y End Integer Field 2	4.3.6.4, page 135
OPU_YE12	2108	Y End Integer Field 2	4.3.6.5, page 135

ATI019165

4.3.1 VPU Global Control

4.3.1.1 VPU_MCR: Master Control

IO Address H1U RDT
Index 2000

Register VPU_MCR controls the operation of the IPU1, the IPU2, and the OPU for fields 1 and 2

RSVD			ALUE	OPFSS					IP2FSS					IP1FSS				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

Bit # Access Reset Description

15:13	R/W	0n	RSVD	Reserved (read as 0)
12	R/W	0	ALUE	ALU Enable. Enables or disables the operation of the ALU 0 Disable ALU operation 1 Enable ALU operation
11:8	R/W	0000	OPFSS	OPU Field Sync Select. Enables or disables the operation of the OPU specifies whether it processes one or both fields, and specifies the field synchronization 0000 Disable unit operation 0001 Start unit on next field, both fields 0010 Start unit on field 1, single field only 0011 Start unit on field 1, both fields 0100 Start unit on field 2, single field only 0101 Start unit on field 2, both fields
7:4	R/W	0000	IP2FSS	IPU2 Field Sync Select. Enables or disables the operation of the IPU2 specifies whether it processes one or both fields, and specifies the field synchronization 0000 Disable unit operation 0001 Start unit on next field, both fields 0010 Start unit on field 1, single field only 0011 Start unit on field 1, both fields 0100 Start unit on field 2, single field only 0101 Start unit on field 2, both fields
3:0	R/W	0000	IP1FSS	IPU1 Field Sync Select. Enables or disables the operation of the IPU1 specifies whether it processes one or both fields, and specifies the field synchronization 0000 Disable unit operation 0001 Start unit on next field, both fields 0010 Start unit on field 1, single field only 0011 Start unit on field 1, both fields 0100 Start unit on field 2, single field only 0101 Start unit on field 2, both fields



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070 Video Processor

4.3.2 IPU1: Input Processor Unit 1

4.3.2.1 IPU1_PIX: Pixel Count

IO Address IPU1_PIX
Index 2100

Register IPU1_PIX is a read only register that reads back the value of the current 11 bit pixel counter. It automatically resets to 0 at the beginning of each line

Bit #	PC										
	15	14	13	12	11	10	9	8	7	6	5
	0	1	2	3	4	5	6	7	8	9	10

Bit # Access Reset Description

15 11 Read Only RSVD Reserved (read as 0)

10 0 Read Only PC Pixel Count Current line (0-767)

4.3.2.2 IPU1_LIC: Line Count

IO Address IPU1_LIC
Index 2101

Register IPU1_LIC is a read only register of the current 11 bit line count. It automatically resets to 0 at the beginning of each field

Bit #	LC										
	15	14	13	12	11	10	9	8	7	6	5
	0	1	2	3	4	5	6	7	8	9	10


Bit # Access Reset Description

15 11 Read Only RSVD Reserved (read as 0)

10 0 Read Only LC Line Count Current field (0-767)

ATI019196

CL-PX2070 Video Processor



4.3.2.3 IPU1_FLC: Field Count

IO Address IPU1_FLC
Index 2102

Register IPU1_FLC returns the current 15 bit field count on read, is set to zero when bit FCE in IPU1_FIR is set to zero.

Bit #	FC														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14

Bit # Access Reset Description

15 Read Only RSVD Reserved (read as 0)

15 0 Read Only FC Field Count

4.3.2.4 IPU1_LIR: Line Count Interrupt Request

IO Address IPU1_LIR
Index 2103

Register IPU1_LIR generates an interrupt request when the 11 bit value in field IRLC is equal to the value in field LC of register IPU1_LIC.

Bit #	IRLC										
	15	14	13	12	11	10	9	8	7	6	5
	0	1	2	3	4	5	6	7	8	9	10

Bit # Access Reset Description

15 11 Read Only RSVD Reserved (read as 0)

10 0 Read Only IRLC Interrupt Request Line Count (0-767)

4.3.2.5 IPU1_FIR: Field Count Interrupt Request

ARC Address 100/100
Index 2104

Register IPU1_FIR generates an interrupt request when the 15 bit value in field INFC is equal to the value in field FC of register IPU1_FLC.

[illegible]

III #	Access	Reset	Description
5	rw	0h	ICE
			Field Count Enable
		1	field count enabled
		0	field count disabled
40	rw	0h	IRF C
			Interrupt Request Field Count

4.3.2.6 IPU1_LRB: LUT RAM Base Address

CO Address Hill Rd
Order 2200

Register IPU₁ LRB preloads the 8 bit LUT RAM address counter and initializes the channel pointer to the YR channel. The channel pointer automatically advances to the next channel after each LUT RAM access, and address counter automatically increments after accessing the C/R channel. LUT RAM elements are accessed in the following order: YR[LRB, 0], Cb[LRB+0], Cb[LRB+1], Yb[LRB+1], Cb[LRB+1], Cb[LRB+1], etc.

RSVD										11RB					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit #	Access	Reset	Description
8	R/W	On	NSV11 Reserved (read as 0)
9	R/W	On	LR11 LUT RAM Base Address. Specifies the 8 bit address generator preload value (0 FFh)



4.3.2.7 IPU1_LRD: LUT RAM Data

I/O Address	HTU	RDT
Index	2201	

See also IPU1, LNB, LUT RAM Base Address, p. 108

Register IPU1_LRD is the bidirectional data port to the storage elements of the three channel LUT RAM

RSVD										IND					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bill #	Access	Resol	Description
--------	--------	-------	-------------

5 0	R/W	0h	RSVD	Reserved (read as 0)
-----	-----	----	------	----------------------

0	R/W	Oh	LAD	LUT RAM Data	Data written to this field transfers to the current LUT RAM element, data to be read from the current LUT RAM element appears in this field (0 FFh)
---	-----	----	-----	--------------	-----------------------------------------------------------------------------------------------------------------------------------------------------

4.3.2.8 IPU1_MCR1: Master Control

IO Address	HW_ADDR	3000 (IPU)
0000	0000	0000
0001	0001	0001
0002	0002	0002
0003	0003	0003
0004	0004	0004
0005	0005	0005
0006	0006	0006
0007	0007	0007
0008	0008	0008
0009	0009	0009
000A	000A	000A
000B	000B	000B
000C	000C	000C
000D	000D	000D
000E	000E	000E
000F	000F	000F
0010	0010	0010
0011	0011	0011
0012	0012	0012
0013	0013	0013
0014	0014	0014
0015	0015	0015
0016	0016	0016
0017	0017	0017
0018	0018	0018
0019	0019	0019
001A	001A	001A
001B	001B	001B
001C	001C	001C
001D	001D	001D
001E	001E	001E
001F	001F	001F
0020	0020	0020
0021	0021	0021
0022	0022	0022
0023	0023	0023
0024	0024	0024
0025	0025	0025
0026	0026	0026
0027	0027	0027
0028	0028	0028
0029	0029	0029
002A	002A	002A
002B	002B	002B
002C	002C	002C
002D	002D	002D
002E	002E	002E
002F	002F	002F
0030	0030	0030
0031	0031	0031
0032	0032	0032
0033	0033	0033
0034	0034	0034
0035	0035	0035
0036	0036	0036
0037	0037	0037
0038	0038	0038
0039	0039	0039
003A	003A	003A
003B	003B	003B
003C	003C	003C
003D	003D	003D
003E	003E	003E
003F	003F	003F
0040	0040	0040
0041	0041	0041
0042	0042	0042
0043	0043	0043
0044	0044	0044
0045	0045	0045
0046	0046	0046
0047	0047	0047
0048	0048	0048
0049	0049	0049
004A	004A	004A
004B	004B	004B
004C	004C	004C
004D	004D	004D
004E	004E	004E
004F	004F	004F
0050	0050	0050
0051	0051	0051
0052	0052	0052
0053	0053	0053
0054	0054	0054
0055	0055	0055
0056	0056	0056
0057	0057	0057
0058	0058	0058
0059	0059	0059
005A	005A	005A
005B	005B	005B
005C	005C	005C
005D	005D	005D
005E	005E	005E
005F	005F	005F
0060	0060	0060
0061	0061	0061
0062	0062	0062
0063	0063	0063
0064	0064	0064
0065	0065	0065
0066	0066	0066
0067	0067	0067
0068	0068	0068
0069	0069	0069
006A	006A	006A
006B	006B	006B
006C	006C	006C
006D		

Index: 3000 (IPU1_MCR1 Master Control Field 1)
3100 (IPU1_MCR2 Master Control Field 2)

See also: **Special Y Scaling Path Mode, p 57**

IPU1: Input Processor Unit 1, Section 3 3 2 on page 50

Figure 3.16 IPU1 Input Processor Unit 1, p 51

Registers IPU1_MCR1 and IPU1_MCR2 control the operation of the IPU1 for fields 1 and 2

FPS	IM	PSE	CSCE	LE	VSP	OOT	OF				
14	13		12	11	10	9	8	7	6	5	4
15									3	2	1

III #	Access	Reset	Description
-------	--------	-------	-------------

5	R/W	0	FPS
1	0	0	0
2	0	0	0
3	0	0	0
4	0	0	0
5	0	0	0
6	0	0	0
7	0	0	0
8	0	0	0
9	0	0	0
10	0	0	0
11	0	0	0
12	0	0	0
13	0	0	0
14	0	0	0
15	0	0	0
16	0	0	0
17	0	0	0
18	0	0	0
19	0	0	0
20	0	0	0
21	0	0	0
22	0	0	0
23	0	0	0
24	0	0	0
25	0	0	0
26	0	0	0
27	0	0	0
28	0	0	0
29	0	0	0
30	0	0	0
31	0	0	0
32	0	0	0
33	0	0	0
34	0	0	0
35	0	0	0
36	0	0	0
37	0	0	0
38	0	0	0
39	0	0	0
40	0	0	0
41	0	0	0
42	0	0	0
43	0	0	0
44	0	0	0
45	0	0	0
46	0	0	0
47	0	0	0
48	0	0	0
49	0	0	0
50	0	0	0
51	0	0	0
52	0	0	0
53	0	0	0
54	0	0	0
55	0	0	0
56	0	0	0
57	0	0	0
58	0	0	0
59	0	0	0
60	0	0	0
61	0	0	0
62	0	0	0
63	0	0	0
64	0	0	0
65	0	0	0
66	0	0	0
67	0	0	0
68	0	0	0
69	0	0	0
70	0	0	0
71	0	0	0
72	0	0	0
73	0	0	0
74	0	0	0
75	0	0	0
76	0	0	0
77	0	0	0
78	0	0	0
79	0	0	0
80	0	0	0
81	0	0	0
82	0	0	0
83	0	0	0
84	0	0	0
85	0	0	0
86	0	0	0
87	0	0	0
88	0	0	0
89	0	0	0
90	0	0	0
91	0	0	0
92	0	0	0
93	0	0	0
94	0	0	0
95	0	0	0
96	0	0	0
97	0	0	0
98	0	0	0
99	0	0	0
100	0	0	0

S	R/W	0	FPS	Field Polarity Select Controls the polarity of the field II signal supplied to the Window Clipping and XY Scatter
---	-----	---	-----	-------------------------------------------------------------------------------------------------------------------

4	FW	0	IM	Interface Mode Specifies the input stream as interleaved or non interleaved data
			0	Progressive scan input
			1	Interleaved input

Bit #	Access	Reset	Description (rom)
13	R/W	0	Prescaler Enable Enables or disables the operation of the X Prescaler 0 Bypass prescaler 1 Enable 0.5 X prescaler
12	R/W	0	Color Space Converter Enable Enables or disables the operation of the Color Space Converter 0 Bypass color space converter 1 Enable color space converter
11	R/W	0	LUT Enable Enables or disables the operation of the LUT RAM 0 Bypass LUT RAM 1 Enable LUT RAM
10	R/W	0	YSP Y Scaling Path Enables or disables the special Y Scaling Path Mode. 0 Y Scaler performs Y scaling 1 ATU performs Y scaling
9:8	R/W	00	Output Data Tag Controls the input selection of the Input Tag Unit tag multiplier (see Figure 3-27) 00 Pass tag unchanged 01 Set tag to hold ID 10 Set tag to inverse chroma key tag 11 Set tag to chroma key tag
7:4	R/W	0000	Output Data Format Specifies the format of the output stream 0000 YCbCr 4:2:2 non tagged data 0001 YCbCr 4:2:2 tagged data 1000 RCr 5:6:5 non tagged data 1001 RCr 5:6:5 tagged data 1010 RCr 8:8:8 non tagged data 1011 RCr 8:8:8 tagged data 1110 RCr 3:3:2 non tagged data
3:0	R/W	0000	Input Data Format Specifies the format of the input stream 0000 YCbCr 4:2:2 non tagged data 0001 YCbCr 4:2:2 tagged data 0010 YCbCr 4:1:1 non tagged data 1000 RCr 5:6:5 non tagged data 1001 RCr 5:6:5 tagged data 1110 Pseudo color (indirect color mapping via IPU1 LUT)

AT1019198

4.3.2.9 IPU1_XBnI: X Begin

IO Address H/U R/O
Index 3001 (IPU1_XBFI X Begin Fraction Field 1)
3002 (IPU1_XBI X Begin Integer Field 1)
3101 (IPU1_XBF2 X Begin Fraction Field 2)
3102 (IPU1_XBI2 X Begin Integer Field 2)

See also: Section 3.3.2 on page 50
Section 3.3.2.5 on page 56

Registers IPU1_XBnI specify the 11.3 format X begin value for fields 1 and 2. X Begin Fraction Index (IPU1_XBFI and IPU1_XBF2)

IPU1_XBF1 and IPU1_XBF2 allow the virtual left boundary of the post scaled window to be aligned between pixels of the pre-scaled window for fields 1 and 2.

BF											RSVD										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit # Access Reset Description

15:13 R/W 0h BF Begin X Column Fractional Index Specifies the 3 bit fractional portion of the 11.3 format X begin value (0.7h)

12:0 R/W 0h RSVD Reserved (read as 0)

X Begin Integer Index (IPU1_XBI1 and IPU1_XBI2)

Registers IPU1_XBI1 and IPU1_XBI2 define the left boundary of the pre scaling window for fields 1 and 2. All video to the left of this boundary is clipped and is not used to generate the scaled window

RSVD											BI										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit # Access Reset Description

15:11 R/W 0h RSVD Reserved (read as 0)

10:0 R/W 0h BI Begin X Column Integer Index Specifies the 11 bit integer portion of the 11.3 format X begin value (0.71h)

4.3.2.10 IPU1_XEI: X End

IO Address IPU1_XEI
Index 3003 (IPU1_XEI1: X End Integer Field 1)
3103 (IPU1_XEI2: X End Integer Field 2)

See also Figure 3-18 Window Clipping and XY Scaling Control Registers, p. 56

Registers IPU1_XEI1 and IPU1_XEI2 specify the 11 bit X end value for fields 1 and 2.

Bit #	RSVD										
	15	14	13	12	11	10	9	8	7	6	5

Bit # Access Reset Description

15:11	R/W	0h	RSVD	Reserved (read as 0)
10:0	R/W	0h	E1	X End Column Integer Index. Specifies the 11 bit X end value (0-7Fh).

4.3.2.11 IPU1_XSF: X Shrink

IO Address IPU1_XSF
Index 3004 (IPU1_XSF1: X Shrink Fraction Field 1)
3104 (IPU1_XSF2: X Shrink Fraction Field 2)
3105 (IPU1_XSF3: X Shrink Fraction Field 3)

See also Figure 3-18 Window Clipping and XY Scaling Control Registers, p. 56

Registers IPU1_XSF1 and IPU1_XSF2 specify the 6.10 format X shrink value for fields 1 and 2.

X Shrink Fraction (IPU1_XSF1 and IPU1_XSF2)

Bit #	SF									
	15	14	13	12	11	10	9	8	7	6

Bit # Access Reset Description


15:5	R/W	0h	SF	X Shrink Fraction. Specifies the 10 bit fractional portion of the 6.10 format X shrink value (0-3FFh).
4:0	R/W	0h	RSVD	Reserved (read as 0)

X Shrink Integer (IPU1_XSI1 and IPU1_XSI2)

Bit #	SI									
	15	14	13	12	11	10	9	8	7	6

Bit # Access Reset Description

15:6	R/W	0h	RSVD	Reserved (read as 0)
5:0	R/W	0h	SI	X Shrink Integer. Specifies the 4 bit integer portion of the 4.10 format X shrink value (0-Fh).



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

4.3.2.12 IPU1_YBnI: Y Begin

IO Address 110U RD1
Index 3006 (IPU1_YBnI: Y Begin)
3007 (IPU1_YBnI: Y Begin)
3106 (IPU1_YBnI: Y Begin)
3107 (IPU1_YBnI: Y Begin)

See also Figure 3-16 Window Clipping and XY Scaling Control Registers, p. 56

Registers IPU1_YBnI specify the 11:3 format Y begin value for fields 1 and 2.

Y Begin Fraction Index (IPU1_YBFI and IPU1_YBFI2)

Registers IPU1_YBFI and IPU1_YBFI2 allow the virtual top row of the post-scaled window to be aligned between rows of the pre-scaled window for fields 1 and 2.

BF											RSVD										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit # Access Reset Description

15:13	R/W	0h	BF	Begin Y flow Fractional Index. Specifies the 3 bit fractional portion of the 11:3 format Y begin value (0-7h).
12:0	R/W	0h	RSVD	Reserved (read as 0).

Y Begin Integer Index (IPU1_YBII and IPU1_YBII2)

Registers IPU1_YBII and IPU1_YBII2 define the top edge of the pre-scaling window for fields 1 and 2. All video above this boundary is clipped and does not become part of the scaled window.


RSVD											BI										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit # Access Reset Description

15:11	R/W	0h	RSVD	Reserved (read as 0).
10:0	R/W	0h	BI	Begin Y flow Integer Index. Specifies the 11 bit integer portion of the 11:3 format Y begin value (0-7FFh).

ATI019200

CL-PX2070
Video Processor



Pixel Semiconductor
A Cirrus Logic Company

4.3.2.13 IPU1_YEI: Y End

IO Address 110U RD1
Index 3008 (IPU1_YEI: Y End Integer field 1)
3108 (IPU1_YEI2: Y End Integer field 2)

See also Figure 3-16 Window Clipping and XY Scaling Control Registers, p. 56

Registers IPU1_YEI and IPU1_YEI2 specify the 11 bit Y end value for fields 1 and 2.

RSVD											EI										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit # Access Reset Description

15:11	R/W	0h	RSVD	Reserved (read as 0).
10:0	R/W	0h	EI	End Y flow Integer Index. Specifies the 11 bit Y end value (0-7FFh).

4.3.2.14 IPU1_YSh: Y Shrink

IO Address HIU RDT
Index 3009 (IPU1_YSh) Y Shrink Fraction Field 1)
300a (IPU1_YSh) Y Shrink Integer Field 1)
3109 (IPU1_YSh2) Y Shrink Fraction Field 2)
310a (IPU1_YSh2) Y Shrink Integer Field 2)

See also Figure 3-18 Window Clipping and XY Scaling Control Registers, p 56

Registers IPU1_YSh specify the 4 10 format Y shrink value for fields 1 and 2.

Y Shrink Fraction (IPU1_YSh1 and IPU1_YSh2)

Bit #	Access	Reset	Description
15	R/W	0h	SF
14	R/W	0h	Reserved (read as 0)
13	R/W	0h	Reserved (read as 0)
12	R/W	0h	Reserved (read as 0)
11	R/W	0h	Reserved (read as 0)
10	R/W	0h	Reserved (read as 0)
9	R/W	0h	Reserved (read as 0)
8	R/W	0h	Reserved (read as 0)
7	R/W	0h	Reserved (read as 0)
6	R/W	0h	Reserved (read as 0)
5	R/W	0h	Reserved (read as 0)
4	R/W	0h	Reserved (read as 0)
3	R/W	0h	Reserved (read as 0)
2	R/W	0h	Reserved (read as 0)
1	R/W	0h	Reserved (read as 0)
0	R/W	0h	Reserved (read as 0)

4.3.2.15 IPU1_YSh: Y Shrink

IO Address HIU RDT
Index 3009 (IPU1_YSh) Y Shrink Fraction Field 1)
300a (IPU1_YSh) Y Shrink Integer Field 1)
3109 (IPU1_YSh2) Y Shrink Fraction Field 2)
310a (IPU1_YSh2) Y Shrink Integer Field 2)

See also Figure 3-18 Window Clipping and XY Scaling Control Registers, p 56

Registers IPU1_YSh specify the 4 10 format Y shrink value for fields 1 and 2.

Y Shrink Fraction (IPU1_YSh1 and IPU1_YSh2)

Bit #	Access	Reset	Description
15	R/W	0h	SF
14	R/W	0h	Reserved (read as 0)
13	R/W	0h	Reserved (read as 0)
12	R/W	0h	Reserved (read as 0)
11	R/W	0h	Reserved (read as 0)
10	R/W	0h	Reserved (read as 0)
9	R/W	0h	Reserved (read as 0)
8	R/W	0h	Reserved (read as 0)
7	R/W	0h	Reserved (read as 0)
6	R/W	0h	Reserved (read as 0)
5	R/W	0h	Reserved (read as 0)
4	R/W	0h	Reserved (read as 0)
3	R/W	0h	Reserved (read as 0)
2	R/W	0h	Reserved (read as 0)
1	R/W	0h	Reserved (read as 0)
0	R/W	0h	Reserved (read as 0)

4.3.2.16 IPU1_MMAT: Chroma Key Max/Min

IO Address HIU RDT
Index 300c (IPU1_MMAT) Chroma Key Y/R Max/Min Field 1)
300d (IPU1_MMAT) Chroma Key U/G Max/Min Field 1)
300e (IPU1_MMAT) Chroma Key V/B Max/Min Field 1)
310c (IPU1_MMAT) Chroma Key Y/R Max/Min Field 2)
310d (IPU1_MMAT) Chroma Key U/G Max/Min Field 2)
310e (IPU1_MMAT) Chroma Key V/B Max/Min Field 2)

See also Figure 3-17 Input Tag Unit, p 55

Registers IPU1_MMAT specify the maximum and minimum 8 bit chroma key comparator values used by the Input Tag Unit for fields 1 and 2. These values are used for each of three 8 bit input channels for both fields 1 and 2 (see Figure 3-27).

Chroma Key Max/Min

Bit #	Access	Reset	Description
15	R/W	0h	Reserved (read as 0)
14	R/W	0h	Reserved (read as 0)
13	R/W	0h	Reserved (read as 0)
12	R/W	0h	Reserved (read as 0)
11	R/W	0h	Reserved (read as 0)
10	R/W	0h	Reserved (read as 0)
9	R/W	0h	Reserved (read as 0)
8	R/W	0h	Reserved (read as 0)
7	R/W	0h	Reserved (read as 0)
6	R/W	0h	Reserved (read as 0)
5	R/W	0h	Reserved (read as 0)
4	R/W	0h	Reserved (read as 0)
3	R/W	0h	Reserved (read as 0)
2	R/W	0h	Reserved (read as 0)
1	R/W	0h	Reserved (read as 0)
0	R/W	0h	Reserved (read as 0)

AT1019201

4.3.2.15 IPU1_KFC1: Key Function Code

IO Address HIU RDT
Index 300b (IPU1_KFC1) Key Function Code Field 1)
3108 (IPU1_KFC2) Key Function Code Field 2)

See also Figure 3-17 Input Tag Unit, p 55

Registers IPU1_KFC1 and IPU1_KFC2 specify eight 1 bit values used by the key function code multipliers for fields 1 and 2.

Bit #	Access	Reset	Description
15	R/W	0h	Reserved (read as 0)
14	R/W	0h	Reserved (read as 0)
13	R/W	0h	Reserved (read as 0)
12	R/W	0h	Reserved (read as 0)
11	R/W	0h	Reserved (read as 0)
10	R/W	0h	Reserved (read as 0)
9	R/W	0h	Reserved (read as 0)
8	R/W	0h	Reserved (read as 0)
7	R/W	0h	Reserved (read as 0)
6	R/W	0h	Reserved (read as 0)
5	R/W	0h	Reserved (read as 0)
4	R/W	0h	Reserved (read as 0)
3	R/W	0h	Reserved (read as 0)
2	R/W	0h	Reserved (read as 0)
1	R/W	0h	Reserved (read as 0)
0	R/W	0h	Reserved (read as 0)

4.3.2.16 IPU1_MMAT: Chroma Key Max/Min


IO Address HIU RDT
Index 300c (IPU1_MMAT) Chroma Key Y/R Max/Min Field 1)
300d (IPU1_MMAT) Chroma Key U/G Max/Min Field 1)
300e (IPU1_MMAT) Chroma Key V/B Max/Min Field 1)
310c (IPU1_MMAT) Chroma Key Y/R Max/Min Field 2)
310d (IPU1_MMAT) Chroma Key U/G Max/Min Field 2)
310e (IPU1_MMAT) Chroma Key V/B Max/Min Field 2)

See also Figure 3-17 Input Tag Unit, p 55

Registers IPU1_MMAT specify the maximum and minimum 8 bit chroma key comparator values used by the Input Tag Unit for fields 1 and 2. These values are used for each of three 8 bit input channels for both fields 1 and 2 (see Figure 3-27).

Chroma Key Max/Min

Bit #	Access	Reset	Description
15	R/W	0h	Reserved (read as 0)
14	R/W	0h	Reserved (read as 0)
13	R/W	0h	Reserved (read as 0)
12	R/W	0h	Reserved (read as 0)
11	R/W	0h	Reserved (read as 0)
10	R/W	0h	Reserved (read as 0)
9	R/W	0h	Reserved (read as 0)
8	R/W	0h	Reserved (read as 0)
7	R/W	0h	Reserved (read as 0)
6	R/W	0h	Reserved (read as 0)
5	R/W	0h	Reserved (read as 0)
4	R/W	0h	Reserved (read as 0)
3	R/W	0h	Reserved (read as 0)
2	R/W	0h	Reserved (read as 0)
1	R/W	0h	Reserved (read as 0)
0	R/W	0h	Reserved (read as 0)



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

Key Y/R Maximum/Minimum (IPU1_MMV1 and IPU1_MMV2)

YRMAX															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15:8	RVW	0h	YRMAX	Key Y/R Maximum Specifies the upper threshold for the 8 bit Y (YCbCr stream) or R (RGB stream) channel comparator (0 FFh)
7:0	RVW	0h	YRMIN	Key Y/R Minimum Specifies the lower threshold for the 8 bit Y (YCbCr stream) or R (RGB stream) channel comparator (0 FFh)

Key U/G Maximum/Minimum (IPU1_MMU1 and IPU1_MMU2)

UGMAX															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15:8	RVW	0h	UGMAX	Key U/G Maximum Specifies the upper threshold for the 8 bit U (YCbCr stream) or G (RGB stream) channel comparator (0 FFh)
7:0	RVW	0h	UGMIN	Key U/G Minimum Specifies the lower threshold for the 8 bit U (YCbCr stream) or G (RGB stream) channel comparator (0 FFh)

Key V/B Maximum/Minimum (IPU1_MMV1 and IPU1_MMV2)

VBMAX															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15:8	RVW	0h	VBMAX	Key V/B Maximum Specifies the upper threshold for the 8 bit V (YCbCr stream) or B (RGB stream) channel comparator (0 FFh)
7:0	RVW	0h	VBMIN	Key V/B Minimum Specifies the lower threshold for the 8 bit V (YCbCr stream) or B (RGB stream) channel comparator (0 FFh)

CL-PX2070
Video Processor

4.3.3 IPU2: Input Processing Unit 2

4.3.3.1 IPU2_PIX: Pixel Count

IO Address HIU_RDT
Index 2300

Register IPU2_PIX is a read-only register of the current 11 bit pixel count. It automatically resets to 0 at the beginning of each line.

RSVD											PC				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15:11	Read Only	0h	RSVD	Reserved (read as 0)
10:0	Read Only	0h	PC	Pixel Count current line (0 7FFh)

4.3.3.2 IPU2_LIC: Line Count


IO Address HIU_RDT
Index 2301

Register IPU2_LIC is a read-only register of the current 11 bit line count. It automatically resets to 0 at the beginning of each field.

RSVD											LC				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

14:11	Read Only	0h	RSVD	Reserved (read as 0)
10:0	Read Only	0h	LC	Line Count current field (0 7FFh)



Pixel
Semiconductor
A Cirrus Logic Company

CL-PX2070 Video Processor

4.3.3.3 IPU2_FLC: Field Count

IO Address IPU2_FLC
Index 2302

On read, register IPU2_FLC returns the current 15 bit field count.

Bit #	Access	Reset	Description
15	Read Only	0	Reserved (read as 0)
14	Read Only	0	Field count
13			
12			
11			
10			
9			
8			
7			
6			
5			
4			
3			
2			
1			
0			

Bit # Access Reset Description

15 Read Only 0 Reserved (read as 0)

14 Read Only 0 Field count

4.3.3.4 IPU2_LIR: Line Count Interrupt Request

IO Address IPU2_LIR
Index 2303


Register IPU2_LIR specifies an 11 bit line count value that generates an interrupt request when equal to the realtime line count value in register IPU2_LIC.

Bit #	Access	Reset	Description
15	Read Only	0	Reserved (read as 0)
14	Read Only	0	Interrupt Request Line Count (0-1023)
13			
12			
11			
10			
9			
8			
7			
6			
5			
4			
3			
2			
1			
0			

Bit # Access Reset Description

15 Read Only 0 Reserved (read as 0)

14 Read Only 0 Interrupt Request Line Count (0-1023)



CL-PX2070 Video Processor

4.3.3.5 IPU2_FIR: Field Count Interrupt Request

IO Address IPU2_FIR
Index 2304

Register IPU2_FIR specifies a 16 bit field count value that generates an interrupt request when equal to the realtime field count value in register IPU2_FLIC.

Bit #	Access	Reset	Description
15	Read Only	0	Field Count Enable
14	Read Only	0	Field count enable
13			
12			
11			
10			
9			
8			
7			
6			
5			
4			
3			
2			
1			
0			

Bit # Access Reset Description

15 Read Only 0 Field Count Enable

14 Read Only 0 Field count enable

4.3.3.6 IPU2_MCR1: Master Control

IO Address IPU2_MCR1
Index 3200 (IPU2_MCR1 Master Control Field 1)
3201 (IPU2_MCR2 Master Control Field 2)

See also Figure 3-19 Input Processing Unit 2, p. 60
Figure 3-21 IPU2 Window Clipping Unit, p. 62

Registers IPU2_MCR1 and IPU2_MCR2 control the operation of the IPU2

Bit #	Access	Reset	Description
15	Read Only	0	Field Polarity Select
14	Read Only	0	Normal polarity
13	Read Only	0	Invert polarity
12			
11			
10			
9			
8			
7			
6			
5			
4			
3			
2			
1			
0			

Bit # Access Reset Description

15 Read Only 0 Field Polarity Select Controls the polarity of the field ID signal supplied to the XY Window Clipping subunit

14 Read Only 0 Normal polarity

13 Read Only 0 Invert polarity

12 Read Only 0 Interface Mode Specifies the input stream as interlaced or non interlaced data

11 Read Only 0 Progressive scan input

10 Read Only 0 Interlaced input


9 Read Only 0 Prescaler Enable Enables or disables the operation of the X/Y prescaler

8 Read Only 0 Bypass prescaler

7 Read Only 0 Enable 0.5 X prescaler

6 Read Only 0 Reserved (read as 0)

ATI019203



CL-PX2070
Video Processor

4.3.3.7 IPU2_XBH: X Begin

IO Address IPU2_RDT
Index 3203 (IPU2_XBH: X Begin Integer Field 1)
3303 (IPU2_XBH: X Begin Integer Field 2)
See also Figure 3-21 IPU2 Window Clipping Unit, p. 62

Registers IPU2_XBH1 and IPU2_XBH2 specify the 11 bit X begin value for fields 1 and 2.

RSVD											BI										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit # Access Reset Description

15:11	R/W	0h	RSVD	Reserved (read as 0)
10:0	R/W	0h	BI	Begin X Column Integer Index. Specifies the 11 bit integer portion of the 11:0 format X begin value (0-7FFh)

4.3.3.8 IPU2_XEH: X End

IO Address IPU2_RDT
Index 3203 (IPU2_XEH: X End Integer Field 1)
3303 (IPU2_XEH: X End Integer Field 2)
See also Figure 3-21 IPU2 Window Clipping Unit, p. 62

Registers IPU2_XEH1 and IPU2_XEH2 specify the 11 bit X end value for fields 1 and 2.

RSVD											EI										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit # Access Reset Description

15:11	R/W	0h	RSVD	Reserved (read as 0)
10:0	R/W	0h	EI	End X Column Integer Index. Specifies the 11 bit X end value (0-7FFh)

CL-PX2070
Video Processor

4.3.3.9 IPU2_YBH: Y Begin

IO Address IPU2_RDT
Index 3207 (IPU2_YBH: Y Begin Integer Field 1)
3307 (IPU2_YBH: Y Begin Integer Field 2)
See also Figure 3-21 IPU2 Window Clipping Unit, p. 62

Registers IPU2_YBH1 and IPU2_YBH2 specify the 11 bit Y begin value for fields 1 and 2.

RSVD											BI										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit # Access Reset Description

15:11	R/W	0h	RSVD	Reserved (read as 0)
10:0	R/W	0h	BI	Begin Y Row Integer Index. Specifies the 11 bit integer portion of the 11 bit Y begin value (0-7FFh)

4.3.3.10 IPU2_YEH: Y End

IO Address IPU2_RDT
Index 3208 (IPU2_YEH: Y End Integer Field 1)
3308 (IPU2_YEH: Y End Integer Field 2)
See also Figure 3-21 IPU2 Window Clipping Unit, p. 62

Registers IPU2_YEH1 and IPU2_YEH2 specify the 11 bit Y end value for fields 1 and 2.

RSVD											EI										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit # Access Reset Description

15:11	R/W	0h	RSVD	Reserved (read as 0)
10:0	R/W	0h	EI	End Y Row Integer Index. Specifies the 11 bit Y end value (0-7FFh)

ATI019204



Pixel Semiconductor
A Cirrus Logic Company

4.3.4 SIU: Sequencer Instruction Unit

4.3.4.1 SIU MCR: Master Control

IO Address 111U RD1
Index 2800

Register SIU MCR controls the operation of the SIU for fields 1 and 2.

RSVD		SE		F1		S12					S11				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15	14	R/W	0h	RSVD	Reserved (read as 0)
13	12	R/W	00	SE	Sequencer Enable. Enables or disables the operation of the SIU
				00	SIU halted
				10	SIU enabled, start on S11
				11	SIU enabled, start on S12
11	10	R/W	00	F1	Field Toggle. Specifies the field toggle mode and the association of the start index values to a field
				00	No field toggle (S11 is used, S12 is ignored)
				01	S11 and S12 toggle on vertical sync, no field association
				10	Field 1 is associated to S11, and fields 1 and 2 toggle on vertical sync
				11	Field 1 is associated to S12, and fields 1 and 2 toggle on vertical sync
9	5	R/W	0h	S12	Start Index 2. Specifies the 5 bit sequencer instruction start index 2 (0-11h)
4	0	R/W	0h	S11	Start Index 1. Specifies the 5 bit sequencer instruction start index 1 (0-11h)


4.3.4.2 SIU_FCS: FIFO Control/Status

IO Address 111U RD1
Index 2801

Register SIU_FCS is a special readwrite register that provides realtime access to the full and empty flags from FIFOs A-G. All flags are active high. Writing a 1 to FIFO Empty Flag fields resets the corresponding FIFOs. Writing a 0 to FIFO Empty Flag fields enables the corresponding FIFOs.

RSVD	FGF	FGE	FFF	FF1	FFE	FDF	FDE	FCE	FBE	FAF	FAE				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

CL-PX2070 Video Processor



Pixel Semiconductor
A Cirrus Logic Company

Bit # Access Reset Description

15	14	R/W	0h	RSVD	Reserved (read as 0)
13		Rd only	0h	FGF	FIFO G Full Flag
12		R/W	0h	FGE	FIFO G Empty Flag
					On read empty flag
					On write FIFO reset
11		Rd only	0h	FFF	FIFO F Full Flag
10		R/W	0h	FFE	FIFO F Empty Flag
					On read empty flag
					On write FIFO reset
9		Rd only	0h	FEF	FIFO E Full Flag
8		R/W	0h	FEE	FIFO E Empty Flag
					On read empty flag
					On write FIFO reset
7		Rd only	0h	FDF	FIFO D Full Flag
6		R/W	0h	FDE	FIFO D Empty Flag
					On read empty flag
					On write FIFO reset
5		Rd only	0h	FCF	FIFO C Full Flag
4		R/W	0h	FCE	FIFO C Empty Flag
					On read empty flag
					On write FIFO reset
3		Rd only	0h	FBF	FIFO B Full Flag
2		R/W	0h	FBE	FIFO B Empty Flag
					On read empty flag
					On write FIFO reset
1		Rd only	0h	FAF	FIFO A Full Flag
0		R/W	0h	FAE	FIFO A Empty Flag
					On read empty flag
					On write FIFO reset

4.3.4 SIU: Sequencer Instruction Unit

4.3.4.1 SIU_MCR: Master Control

IO Address HIU RDT
Index 2800

Register SIU_MCR controls the operation of the SIU for fields 1 and 2.

RSVD	SE	FI	S12										S1				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

Bit # Access Reset Description

15	14	R/W	0h	RSVD	Reserved (read as 0)
13	12	R/W	00	SE	Sequencer Enable. Enables or disables the operation of the SIU. 00 SIU halted 10 SIU enabled, start on SI1 11 SIU enabled, start on SI2
11	10	R/W	00	F1	Field Toggle. Specifies the field toggle mode and the association of the start index values to a field. 00 No field toggle (SI1 is used, SI2 is ignored) 01 SI1 and SI2 toggle on vertical sync, no field association 10 Field 1 is associated to SI1, and fields 1 and 2 toggle on vertical sync 11 Field 1 is associated to SI2, and fields 1 and 2 toggle on vertical sync
9	5	R/W	0h	SI2	Start Index 2. Specifies the 5 bit sequencer instruction start index 2 (0-15h)
4	0	R/W	0h	SI1	Start Index 1. Specifies the 5 bit sequencer instruction start index 1 (0-15h)

4.3.4.2 SIU_FCS: FIFO Control/Status

IO Address HIU RDT
Index 2801

Register SIU_FCS is a special read/write register that provides realtime access to the full and empty flags from FIFOs A-G. All flags are active high. Writing a 1 to FIFO Empty Flag fields resets the corresponding FIH DS. Writing a 0 to FIFO Empty Flag fields enables the corresponding FIFOs.

RSVD	FGF	FGE	FFE	FIF	FIF	FDF	FDF	FCE	FCE	FBE	FAF	FAF
15	13	12	11	10	9	8	7	6	5	4	3	2
14											1	0

Bit # Access Reset Description

15	14	R/W	0h	RSVD	Reserved (read as 0)
13		Rd only	0h	FGF	FIFO G Full Flag
12		R/W	0h	FGE	FIFO G Empty Flag On read empty flag On write FIFO reset
11		Rd only	0h	FFE	FIFO F Full Flag
10		R/W	0h	FEE	FIFO F Empty Flag On read empty flag On write FIFO reset
9		Rd only	0h	FEF	FIFO E Full Flag
8		R/W	0h	FEE	FIFO E Empty Flag On read empty flag On write FIFO reset
7		Rd only	0h	FDF	FIFO D Full Flag
6		R/W	0h	FDE	FIFO D Empty Flag On read empty flag On write FIFO reset
5		Rd only	0h	FCF	FIFO C Full Flag
4		R/W	0h	FCE	FIFO C Empty Flag On read empty flag On write FIFO reset
3		Rd only	0h	FBF	FIFO B Full Flag
2		R/W	0h	FBE	FIFO B Empty Flag On read empty flag On write FIFO reset
1		Rd only	0h	FAF	FIFO A Full Flag
0		R/W	0h	FAE	FIFO A Empty Flag On read empty flag On write FIFO reset

4.3.4.3 SIU_FOU: FIFO Overflow/Underflow

IO Address HIU IHI1
Index 2802

Register SIU_FOU is a read only register that provides realtime access to the overflow and underflow flags from f if Os A G. All flags are active high (overflow, underflow = 1).

Bit #	Access	Reset	Description
15	Rd only	0h	Reserved (read as 0)
14	Rd only	0h	FIFO Overflow Flag (write 0 to clear), 0:1h
13	Rd only	0h	FIFO Underflow Flag (write 0 to clear), 0:1h
12	Rd only	0h	FIFO Overflow Flag (write 0 to clear), 0:1h
11	Rd only	0h	FIFO Underflow Flag (write 0 to clear), 0:1h
10	Rd only	0h	FIFO Overflow Flag (write 0 to clear), 0:1h
9	Rd only	0h	FIFO Underflow Flag (write 0 to clear), 0:1h
8	Rd only	0h	FIFO Overflow Flag (write 0 to clear), 0:1h
7	Rd only	0h	FIFO Underflow Flag (write 0 to clear), 0:1h
6	Rd only	0h	FIFO Overflow Flag (write 0 to clear), 0:1h
5	Rd only	0h	FIFO Underflow Flag (write 0 to clear), 0:1h
4	Rd only	0h	FIFO Overflow Flag (write 0 to clear), 0:1h
3	Rd only	0h	FIFO Underflow Flag (write 0 to clear), 0:1h
2	Rd only	0h	FIFO Overflow Flag (write 0 to clear), 0:1h
1	Rd only	0h	FIFO Underflow Flag (write 0 to clear), 0:1h
0	Rd only	0h	FIFO Overflow Flag (write 0 to clear), 0:1h

ATI019207

4.3.4.4 SIUs_SIM: Sequencer Instruction Memory


IO Address HIU RD1
Index

2e00 (SIU0_SIM)	2e10 (SIU16_SIM)	2e18 (SIU24_SIM)
2e01 (SIU1_SIM)	2e11 (SIU17_SIM)	2e19 (SIU25_SIM)
2e02 (SIU2_SIM)	2e12 (SIU18_SIM)	2e1a (SIU26_SIM)
2e03 (SIU3_SIM)	2e13 (SIU19_SIM)	2e1b (SIU27_SIM)
2e04 (SIU4_SIM)	2e14 (SIU20_SIM)	2e1c (SIU28_SIM)
2e05 (SIU5_SIM)	2e15 (SIU21_SIM)	2e1d (SIU29_SIM)
2e06 (SIU6_SIM)	2e16 (SIU22_SIM)	2e1e (SIU30_SIM)
2e07 (SIU7_SIM)	2e17 (SIU23_SIM)	2e1f (SIU31_SIM)

The 32 identical registers SIUs_SIM store the instruction sequence for fields 1 and 2

Bit #	Access	Reset	Description
15	RW	0000	Reserved (read as 0)
14	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
13	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
12	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
11	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
10	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
9	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
8	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
7	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
6	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
5	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
4	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
3	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
2	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
1	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
0	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)

Bit #	Access	Reset	Description
15	RW	0000	Reserved (read as 0)
14	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
13	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
12	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
11	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
10	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
9	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
8	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
7	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
6	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
5	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
4	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
3	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
2	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
1	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)
0	RW	0h	Offset to Next Instruction Specifies the signed 5 bit displacement to the next instruction to execute (0:15h)



435 ALU: Arithmetic and Logic Unit

4.3.5.1 ALU_MCR1: Master Control

Source (M) 1011 1111

2900 (A11) MCH1 Master Control Field 1)

2901 (ALU, MCI)2 Master Control Field 2)

See also
ALU Arithmetic and Logic Unit, p 63

registers ALU_MCR1 and ALU_MCR2 specify the ALU operating mode for fields 1 and 2.

[illegible]

Bit #	Access	Reset	Description
7	R/W	0	Reserved
6	R/W	0	Reserved
5	R/W	0	Reserved
4	R/W	0	Reserved
3	R/W	0	Reserved
2	R/W	0	Reserved
1	R/W	0	Reserved
0	R/W	0	Reserved

5	FW	00	GHM	
				Three operand R4 Mask selecting tag source
0				Bit per bit mask — one 16 bit value in F10 C will mask one pixel in the AI U, tag bit per bit
1				Bit per pixel mask — one 16 bit value in F10 C will mask 16 pixels in the AI U (one tag bit per pixel)

4.13	rw	0000	11	Tag format. Species both the input and output stream format
			00	No tag.
			01	Tagged 4.2.2 YNCB data
			10	Tagged 5.5.5 RGB data
			11	Tagged 8.8.8 RGB data

MMI	00	AOP	Arithmetic Operation Select
0000			Alpha mis using alpha register (dA * (1 cll))
0001			Alpha mis using operand C (dA * (1 cll))
0010			Operand A * Operand B
0011			Operand A * Operand B
0100			(Operand A * Operand B) / 2
0101			Reconstruct held from operands A and B
0110			Four frame interpolate from operands A and B
1000			Y scaling mode
xxxx			All other configurations are reserved; results of these configurations are unpredictable

TOW	00	YOUT	Y output Source Select
	00		Source output from logical unit
	01		Source output from arithmetic unit
	10		Source output based on control tag
	11		Enable arithmetic out based on tag

MMIO	UOUT	U output Source Select
00	00	Source output from logical unit
	01	Source output from arithmetic unit
	10	Source output based on control lag
	11	Enable arithmetic out based on lag

Pixel Semiconductor
A CHINA FORTUNE COMPANYC.I.-PX2070
Video Processor

Bit #	Access	Reset	Description
-------	--------	-------	-------------

13	0	VOUT	V output Source Select
00			Source output from logical unit
01			Source output from arithmetic unit
10			Source output based on control tag
11			Enable arithmetic out based on tag

OpCode	OpType	OpName	OpDesc	OpCode	OpType	OpName	OpDesc
00	RW	0	OPCS	00	OPCS	Operand C Source Select	

0 Operand sourced from constant register

Opeland sourced from F110

HW	OPBS	Operator A Source Select
0	0	On and sourced from control channel

- 0 Operand sourced from Constant Register
- 1 Operand sourced from FIF0

R/W	0	OPAS	Operand A Source Select
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

4.3.5.2 ALU_TOP: Tag Operation

IO Address	IO RDT
0000	0000
0001	0001
0002	0002
0003	0003
0004	0004
0005	0005
0006	0006
0007	0007
0008	0008
0009	0009
000A	000A
000B	000B
000C	000C
000D	000D
000E	000E
000F	000F
0010	0010
0011	0011
0012	0012
0013	0013
0014	0014
0015	0015
0016	0016
0017	0017
0018	0018
0019	0019
001A	001A
001B	001B
001C	001C
001D	001D
001E	001E
001F	001F
0020	0020
0021	0021
0022	0022
0023	0023
0024	0024
0025	0025
0026	0026
0027	0027
0028	0028
0029	0029
002A	002A
002B	002B
002C	002C
002D	002D
002E	002E
002F	002F
0030	0030
0031	0031
0032	0032
0033	0033
0034	0034
0035	0035
0036	0036
0037	0037
0038	0038
0039	0039
003A	003A
003B	003B
003C	003C
003D	003D
003E	003E
003F	003F
0040	0040
0041	0041
0042	0042
0043	0043
0044	0044
0045	0045
0046	0046
0047	0047
0048	0048
0049	0049
004A	004A
004B	004B
004C	004C
004D	004D
004E	004E
004F	004F
0050	0050
0051	0051
0052	0052
0053	0053
0054	0054
0055	0055
0056	0056
0057	0057
0058	0058
0059	0059
005A	005A
005B	005B
005C	005C
005D	005D
005E	005E
005F	005F
0060	0060
0061	0061
0062	0062
0063	0063
0064	0064
0065	0065
0066	0066
0067	0067
0068	0068
0069	0069
006A	006A
006B	006B
006C	006C
006D	006D
006E	006E
006F	006F
0070	0070
0071	0071
0072	0072
0073	0073
0074	0074
0075	0075
0076	0076
0077	0077
0078	0078
0079	0079
007A	007A
007B	007B
007C	007C
007D	007D
007E	007E
007F	007F
0080	0080
0081	0081
0082	0082
0083	0083
0084	0084
0085	0085
0086	0086
0087	0087
0088	0088
0089	0089
008A	008A
008B	008B
008C	008C
008D	008D
008E	008E
008F	008F
0090	0090
0091	0091
0092	0092
0093	0093
0094	0094
0095	0095
0	

Index 2902

See also. **Data Tagging, p 66**


Register ALU_TOP specifies the control and output tag multiplexer operation codes

GIC										GIC					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit #	Access	Reset	Description
-------	--------	-------	-------------

58	R/W	0h	CTC	Control Tag Code (0.FFh)
00	0	00	00	00
01	0	00	00	00
02	0	00	00	00
03	0	00	00	00
04	0	00	00	00
05	0	00	00	00
06	0	00	00	00
07	0	00	00	00
08	0	00	00	00
09	0	00	00	00
0A	0	00	00	00
0B	0	00	00	00
0C	0	00	00	00
0D	0	00	00	00
0E	0	00	00	00
0F	0	00	00	00
10	0	00	00	00
11	0	00	00	00
12	0	00	00	00
13	0	00	00	00
14	0	00	00	00
15	0	00	00	00
16	0	00	00	00
17	0	00	00	00
18	0	00	00	00
19	0	00	00	00
1A	0	00	00	00
1B	0	00	00	00
1C	0	00	00	00
1D	0	00	00	00
1E	0	00	00	00
1F	0	00	00	00
20	0	00	00	00
21	0	00	00	00
22	0	00	00	00
23	0	00	00	00
24	0	00	00	00
25	0	00	00	00
26	0	00	00	00
27	0	00	00	00
28	0	00	00	00
29	0	00	00	00
2A	0	00	00	00
2B	0	00	00	00
2C	0	00	00	00
2D	0	00	00	00
2E	0	00	00	00
2F	0	00	00	00
30	0	00	00	00
31	0	00	00	00
32	0	00	00	00
33	0	00	00	00
34	0	00	00	00
35	0	00	00	00
36	0	00	00	00
37	0	00	00	00
38	0	00	00	00
39	0	00	00	00
3A	0	00	00	00
3B	0	00	00	00
3C	0	00	00	00
3D	0	00	00	00
3E	0	00	00	00
3F	0	00	00	00
40	0	00	00	00
41	0	00	00	00
42	0	00	00	00
43	0	00	00	00
44	0	00	00	00
45	0	00	00	00
46	0	00	00	00
47	0	00	00	00
48	0	00	00	00
49	0	00	00	00
4A	0	00	00	00
4B	0	00	00	00
4C	0	00	00	00
4D	0	00	00	00
4E	0	00	00	00
4F	0	00	00	00
50	0	00	00	00
51	0	00	00	00
52	0	00	00	00
53	0	00	00	00
54	0	00	00	00
55	0	00	00	00
56	0	00	00	00
57	0	00		

0	R/W	0h	01C	Output Jan Code (0 FFh)
0				
1				
2				
3				
4				
5				
6				
7				
8				
9				
A				
B				
C				
D				
E				
F				



4.3.5.3 ALU_AV: Alpha Value

IO Address 1111 1101
Index 2903
See also Arithmetic Operations, p. 67
Table 3.23 Arithmetic Operations, p. 67
Register ALU_AV specifies the alpha mix constant

Bit #	RSVD										AV			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0

Bit #	Access	Reset	Description
15:9	R/W	0h	RSVD Reserved (read as 0)
7:0	R/W	0h	AV Alpha Value (0 FFh)


4.3.5.4 ALU_LOPV: Logic Operation

IO Address 1111 1101
Index 2904 (ALU_LOPV Logic Operation Channel V)
2905 (ALU_LOPV Logic Operation Channel U)
2906 (ALU_LOPV Logic Operation Channel W)
See also Logical Operations, p. 67

Registers ALU_LOPV, ALU_LOPU, and ALU_LOPV specify the constant values for logical multiplexers A, B, and C, respectively.

Bit #	M_OP										M_OP			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0

Bit #	Access	Reset	Description
15:0	R/W	0h	M_OP Multiplexor Logical Operation



4.3.5.5 ALU_CAV: Constant A

IO Address 1111 1101
Index 2907 (ALU_CAV Constant A, Channel V)
2908 (ALU_CAV Constant A, Channel U)
2909 (ALU_CAV Constant A, Channel W)
See also ALU_MCR: Master Control, p. 128

Registers ALU_CAV, ALU_CAU, and ALU_CAV specify the constant values for Operand A, based on the value of field OPAS in register ALU_MCR.

Bit #	RSVD										TAG				CON			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

Bit #	Access	Reset	Description
15:9	R/W	0h	RSVD Reserved (read as 0)
8	R/W	0h	TAG Tag Specifies the constant tag bit to insert in the input stream (0 1h)
7:0	R/W	0h	CON Constant Specifies the constant 8 bit value to use in place of the real time input stream channel for operand A (0 FFh)

4.3.5.6 ALU_CBV: Constant B


IO Address 1111 1101
Index 290a (ALU_CBV Constant B, Channel V)
290b (ALU_CBV Constant B, Channel U)
290c (ALU_CBV Constant B, Channel W)
See also ALU_MCR: Master Control, p. 128

Registers ALU_CBV, ALU_CBU, and ALU_CBV specify the constant values for Operand B, based on the value of field OPBS in register ALU_MCR.

RSVD										TAG			CON						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

Bit #	Access	Reset	Description
15:9	R/W	0h	RSVD Reserved (read as 0)
8	R/W	0h	TAG Tag Specifies the constant tag bit to insert in the input stream (0 1h)
7:0	R/W	0h	CON Constant Specifies the constant 8 bit value to use in place of the real time input stream channel for operand B (0 FFh)

ATT019209



Pixel Semiconductor
A Cirrus Logic Company

4.3.5.7 ALU CCx: Constant C

IO Address 11H, RDT
Index 290d (ALU CCx Constant C, Channel Y)
290e (ALU CCU Constant C, Channel U)
290f (ALU CCV Constant C, Channel V)
See also ALU MCR Master Control, p. 128

Registers ALU CCY, ALU CCU, and ALU CCV specify the constant values for Operand C, based on the value of field OPCS in register ALU MCR1

Bit #	Access	Reset	Description	CON															
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15.9	R/W	0h	RSVD	Reserved (read as 0)															
8	R/W	0h	TAG	Tag. Specifies the constant tag bit to insert in the input stream (0-1h)															
7.0	R/W	0h	CON	Constant. Specifies the constant 8 bit value to use in place of the real-time input stream channel for operand C (0 FFh)															

CL-PX2070 Video Processor

4.3.6 OPU: Output Processing Unit

4.3.6.1 OPU_MCR1: Master Control

IO Address 11H, RDT
Index 290d (OPU_MCR1 Master Control Field 1)
290e (OPU_MCR2 Master Control Field 2)
See also Figure 3.24, OPU Output Processor Unit, p. 68

Registers OPU_MCR1 and OPU_MCR2 control the operation of the OPU for fields 1 and 2

Bit #	Access	Reset	Description	IF															
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15	R/W	0	FPS	Field Polarity Select. Controls the polarity of the field ID signal supplied to the Window Clipping subunit															
				0 Normal polarity															
				1 Invert polarity															
14	R/W	0	IM	Interface Mode. Specifies the input stream as interlaced or non interlaced data															
				0 Progressive scan input															
				1 Interlaced input															
13	R/W	0	ZE	Zoom Enable. Enables or disables the operation of the 2:1 X zoom subunit															
				0 Disable zoom															
				1 Enable 2:1 X zoom															
12.4	R/W	0h	RSVD	Reserved (read as 0)															
3.0	R/W	0000	IF	Input Data Format. Specifies the format of the input data stream															
				0000 YCBCr 4:2:2 non-tagged data															
				0001 YCBCr 4:2:2 tagged data															
				1000 RGB 5:6:5 non-tagged data															
				1001 RGB 5:5:5 tagged data															
				1110 RGB 3:3:2 non-tagged data (non zoom mode only)															

AT1019210

4.3.6.2 OPU_XBI2: X Begin

IO Address HIU RDT
2A02 (OPU_XBI2: X Begin Integer Field 1)
2A03 (OPU_XBI2: X Begin Integer Field 2)
See also Figure 3.24 OPU Output Processor Unit, p. 68

Registers OPU_XBI1 and OPU_XBI2 specify the 11 bit X begin value for fields 1 and 2.

Bit #	RSVD											BI										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit #	Access	Reset	Description
15:11	R/W	0h	RSVD Reserved (read as 0)
10:0	R/W	0h	BI Begin X Column Integer Index Specifies the 11 bit integer portion of the 11 bit X begin value (0:7Fh)

4.3.6.3 OPU_XEI2: X End

IO Address HIU RDT
2A03 (OPU_XEI2: X End Integer Field 1)
2A04 (OPU_XEI2: X End Integer Field 2)
See also Figure 3.24 OPU Output Processor Unit, p. 68

Registers OPU_XEI1 and OPU_XEI2 specify the 11 bit X end value for fields 1 and 2.

Bit #	RSVD											EI										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit #	Access	Reset	Description
15:11	R/W	0h	RSVD Reserved (read as 0)
10:0	R/W	0h	EI End X Column Integer Index Specifies the 11 bit X end value (0:7Fh)

ATI019211

4.3.6.4 OPU_YBI2: Y Begin

IO Address HIU RDT
2A07 (OPU_YBI2: Y Begin Integer Field 1)
2A08 (OPU_YBI2: Y Begin Integer Field 2)
See also Figure 3.24 OPU Output Processor Unit, p. 68

Registers OPU_YBI1 and OPU_YBI2 specify the 11 bit Y begin value for fields 1 and 2.

Bit #	RSVD											BI										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit #	Access	Reset	Description
15:11	R/W	0h	RSVD Reserved (read as 0)
10:0	R/W	0h	BI Begin Y Row Integer Index Specifies the 11 bit integer portion of the 11 bit Y begin value (0:7Fh)

4.3.6.5 OPU_YEI2: Y End

IO Address HIU RDT
2A08 (OPU_YEI2: Y End Integer Field 1)
2A09 (OPU_YEI2: Y End Integer Field 2)
See also Figure 3.24 OPU Output Processor Unit, p. 68

Registers OPU_YEI1 and OPU_YEI2 specify the 11 bit Y end value for fields 1 and 2.

Bit #	RSVD											EI										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

Bit #	Access	Reset	Description
15:11	R/W	0h	RSVD Reserved (read as 0)
10:0	R/W	0h	EI End Y Row Integer Index Specifies the 11 bit Y end value (0:7Fh)

4.4 RFU: Reference Frame Unit — Registers

Table 4-6. RFU registers Accessed by the Register Data Port

Name	Index	Definition	Ref. Section
MMU: Memory Management Unit			
MMU_MCR	4000	Master Control	4.4.2.1, page 145
OBJ: Object Buffer Unit			
OBJ0_MCR	4800	Object Buffer 0 Master Control	4.4.1, page 140
OBJ0_RFX	4801	Object Buffer 0 Reference Frame X Size	4.4.1.1, page 140
OBJ0_LSL	4802	Object Buffer 0 Reference Frame Y Size	4.4.1.2, page 141
OBJ0_LSH	4803	Object Buffer 0 Linear Start Address Low	4.4.1.3, page 142
OBJ0_BSX	4804	Object Buffer 0 Linear Start Address High	4.4.1.3, page 142
OBJ0_BSY	4805	Object Buffer 0 Buffer X Size	4.4.1.4, page 143
OBJ0_DEC	4806	Object Buffer 0 Decimate Control	4.4.1.5, page 144
OBJ1_MCR	4810	Object Buffer 1 Master Control	4.4.1.1, page 140
OBJ1_RFX	4811	Object Buffer 1 Reference Frame X Size	4.4.1.2, page 141
OBJ1_LSL	4812	Object Buffer 1 Reference Frame Y Size	4.4.1.3, page 142
OBJ1_LSH	4813	Object Buffer 1 Linear Start Address High	4.4.1.3, page 142
OBJ1_BSX	4814	Object Buffer 1 Buffer X Size	4.4.1.4, page 143
OBJ1_BSY	4815	Object Buffer 1 Buffer Y Size	4.4.1.4, page 143
OBJ1_DEC	4816	Object Buffer 1 Decimate Control	4.4.1.5, page 144
OBJ2_MCR	4820	Object Buffer 2 Master Control	4.4.1.1, page 140
OBJ2_RFX	4821	Object Buffer 2 Reference Frame X Size	4.4.1.2, page 141
OBJ2_LSL	4822	Object Buffer 2 Reference Frame Y Size	4.4.1.3, page 142
OBJ2_LSH	4823	Object Buffer 2 Linear Start Address Low	4.4.1.3, page 142
OBJ2_BSX	4824	Object Buffer 2 Linear Start Address High	4.4.1.3, page 142
OBJ2_BSY	4825	Object Buffer 2 Buffer X Size	4.4.1.4, page 143
OBJ2_DEC	4826	Object Buffer 2 Decimate Control	4.4.1.4, page 143
OBJ3_MCR	4830	Object Buffer 3 Master Control	4.4.1.5, page 144
OBJ3_RFX	4831	Object Buffer 3 Reference Frame X Size	4.4.1.1, page 140
OBJ3_LSL	4832	Object Buffer 3 Reference Frame Y Size	4.4.1.2, page 141

AT1019212

Table 4-6. RFU registers Accessed by the Register Data Port (cont.)

Name	Index	Definition	Ref. Section
OBJ3_LSH	4833	Object Buffer 3 Linear Start Address High	4.4.1.3, page 142
OBJ3_BSY	4834	Object Buffer 3 Buffer X Size	4.4.1.4, page 143
OBJ3_BSY	4835	Object Buffer 3 Buffer Y Size	4.4.1.4, page 143
OBJ3_DEC	4836	Object Buffer 3 Decimate Control	4.4.1.5, page 144
OBJ4_MCR	4840	Object Buffer 4 Master Control	4.4.1.1, page 140
OBJ4_RFX	4841	Object Buffer 4 Reference Frame X Size	4.4.1.2, page 141
OBJ4_LSL	4842	Object Buffer 4 Reference Frame Y Size	4.4.1.3, page 142
OBJ4_LSH	4843	Object Buffer 4 Linear Start Address High	4.4.1.3, page 142
OBJ4_BSX	4844	Object Buffer 4 Buffer X Size	4.4.1.4, page 143
OBJ4_BSY	4845	Object Buffer 4 Buffer Y Size	4.4.1.4, page 143
OBJ4_DEC	4846	Object Buffer 4 Decimate Control	4.4.1.5, page 144
OBJ5_MCR	4850	Object Buffer 5 Master Control	4.4.1.1, page 140
OBJ5_RFX	4851	Object Buffer 5 Reference Frame X Size	4.4.1.2, page 141
OBJ5_LSL	4852	Object Buffer 5 Reference Frame Y Size	4.4.1.3, page 142
OBJ5_LSH	4853	Object Buffer 5 Linear Start Address High	4.4.1.3, page 142
OBJ5_BSX	4854	Object Buffer 5 Buffer X Size	4.4.1.4, page 143
OBJ5_BSY	4855	Object Buffer 5 Buffer Y Size	4.4.1.4, page 143
OBJ5_DEC	4856	Object Buffer 5 Decimate Control	4.4.1.5, page 144
OBJ6_MCR	4860	Object Buffer 6 Master Control	4.4.1.1, page 140
OBJ6_RFX	4861	Object Buffer 6 Reference Frame X Size	4.4.1.2, page 141
OBJ6_LSL	4862	Object Buffer 6 Reference Frame Y Size	4.4.1.3, page 142
OBJ6_LSH	4863	Object Buffer 6 Linear Start Address High	4.4.1.3, page 142
OBJ6_BSX	4864	Object Buffer 6 Buffer X Size	4.4.1.4, page 143
OBJ6_BSY	4865	Object Buffer 6 Buffer Y Size	4.4.1.4, page 143
OBJ6_DEC	4866	Object Buffer 6 Decimate Control	4.4.1.5, page 144
OBJ7_MCR	4870	Object Buffer 7 Master Control	4.4.1.1, page 140
OBJ7_RFX	4871	Object Buffer 7 Reference Frame X Size	4.4.1.2, page 141
OBJ7_LSL	4872	Object Buffer 7 Reference Frame Y Size	4.4.1.3, page 142
OBJ7_LSH	4873	Object Buffer 7 Linear Start Address High	4.4.1.3, page 142

Table 4-6. RFU registers Accessed by the Register Data Port (cont.)

Name	Index	Definition	Ref. Section
AWU1 DSX	4874	Object Buffer 7 Buffer X Size	4.4.1.4, page 143
AWU1 DSY	4875	Object Buffer 7 Buffer Y Size	4.4.1.4, page 143
AWU1 DH C	4876	Object Buffer 7 Decimate Control	4.4.1.5, page 144
DWU: Display Window Unit			
AWU1 MCR	4100	Display Window Master Control	4.4.3.1, page 146
AWU1 HCR	4101	Display Window Horizontal Control Register	4.4.3.2, page 147
AWU1 DZF	4400	Display Window 0 Display Zoom Factor	4.4.3.3, page 148
AWU1 RFX	4401	Display Window 0 Reference Frame X Size	4.4.3.4, page 149
AWU1 LSL	4402	Display Window 0 Linear Start Address Low	4.4.3.5, page 150
AWU1 LSH	4403	Display Window 0 Linear Start Address High	4.4.3.5, page 150
AWU1 WSX	4404	Display Window 0 Window X Size	4.4.3.6, page 151
AWU1 WSY	4405	Display Window 0 Window Y Size	4.4.3.6, page 151
AWU1 DSX	4406	Display Window 0 Display X Start	4.4.3.7, page 152
AWU1 DSY	4407	Display Window 0 Display Y Start	4.4.3.7, page 152
AWU1 DZF	4410	Display Window 1 Display Zoom Factor	4.4.3.3, page 148
AWU1 RFX	4411	Display Window 1 Reference Frame X Size	4.4.3.4, page 149
AWU1 LSL	4412	Display Window 1 Linear Start Address Low	4.4.3.5, page 150
AWU1 LSH	4413	Display Window 1 Linear Start Address High	4.4.3.5, page 150
AWU1 WSX	4414	Display Window 1 Window X Size	4.4.3.6, page 151
AWU1 WSY	4415	Display Window 1 Window Y Size	4.4.3.6, page 151
AWU1 DSX	4416	Display Window 1 Display X Start	4.4.3.7, page 152
AWU1 DSY	4417	Display Window 1 Display Y Start	4.4.3.7, page 152
AWU2 DZF	4420	Display Window 2 Display Zoom Factor	4.4.3.3, page 148
AWU2 RFX	4421	Display Window 2 Reference Frame X Size	4.4.3.4, page 149
AWU2 LSL	4422	Display Window 2 Linear Start Address Low	4.4.3.5, page 150
AWU2 LSH	4423	Display Window 2 Linear Start Address High	4.4.3.5, page 150
AWU2 WSX	4424	Display Window 2 Window X Size	4.4.3.6, page 151
AWU2 WSY	4425	Display Window 2 Window Y Size	4.4.3.6, page 151

ATI019213

Table 4-6. RFU registers Accessed by the Register Data Port (cont.)

Name	Index	Definition	Ref. Section
DWU2 DSX	4426	Display Window 2 Display X Start	4.4.3.7, page 152
DWU2 DSY	4427	Display Window 2 Display Y Start	4.4.3.7, page 152
DWU3 DZF	4430	Display Window 3 Display Zoom Factor	4.4.3.3, page 148
DWU3 RFX	4431	Display Window 3 Reference Frame X Size	4.4.3.4, page 149
DWU3 LSL	4432	Display Window 3 Linear Start Address Low	4.4.3.5, page 150
DWU3 LSH	4433	Display Window 3 Linear Start Address High	4.4.3.5, page 150
DWU3 WSX	4434	Display Window 3 Window X Size	4.4.3.6, page 151
DWU3 WSY	4435	Display Window 3 Window Y Size	4.4.3.6, page 151
DWU3 DSX	4436	Display Window 3 Display X Start	4.4.3.7, page 152
DWU3 DSY	4437	Display Window 3 Display Y Start	4.4.3.7, page 152



Pixel
Semiconductor
A Cirrus Logic Company

CL-PX2070 Video Processor

4.4.1 OBU: Object Buffer Unit

4.4.1.1 OBU_MCR: Object Buffer Master Control

IO Address	IOU RDT	IME	CME	OPM	SSM	YBDC	XBDC	FA
4800 (OBU0_MCR: Object Buffer 0 Master Control)	0	0	0	0	0	0	0	0
4801 (OBU1_MCR: Object Buffer 1 Master Control)	0	0	0	0	0	0	0	0
4802 (OBU2_MCR: Object Buffer 2 Master Control)	0	0	0	0	0	0	0	0
4803 (OBU3_MCR: Object Buffer 3 Master Control)	0	0	0	0	0	0	0	0
4804 (OBU4_MCR: Object Buffer 4 Master Control)	0	0	0	0	0	0	0	0
4805 (OBU5_MCR: Object Buffer 5 Master Control)	0	0	0	0	0	0	0	0
4806 (OBU6_MCR: Object Buffer 6 Master Control)	0	0	0	0	0	0	0	0
4807 (OBU7_MCR: Object Buffer 7 Master Control)	0	0	0	0	0	0	0	0

See also
Figure 3.28: Object Buffer, p. 72

Figure 3.29: XY Bit Direction Control, p. 75

The eight identical registers OBU0_MCR control the operation of the eight object buffers.

Bit #	Access	Reset	Description
15	R/W	0	Reserved (read as 0)
14	R/W	0	IME
13	R/W	0	CME
12	R/W	0	OPM
11	R/W	0	SSM
10	R/W	0	YBDC
9	R/W	0	XBDC
8	R/W	0	FA

4.4.1.2 OBU0_RFX: Object Buffer Reference Frame X Size


IO Address	IOU RDT	Description
4801 (OBU0_RFX: Object Buffer 0 Reference Frame X Size)	0	Copy object buffer to FIFO A during write
4802 (OBU1_RFX: Object Buffer 1 Reference Frame X Size)	0	Copy object buffer to FIFO B during write
4803 (OBU2_RFX: Object Buffer 2 Reference Frame X Size)	0	Copy object buffer to FIFO C during write
4804 (OBU3_RFX: Object Buffer 3 Reference Frame X Size)	0	Copy object buffer to FIFO D during write
4805 (OBU4_RFX: Object Buffer 4 Reference Frame X Size)	0	Copy object buffer to FIFO E during write
4806 (OBU5_RFX: Object Buffer 5 Reference Frame X Size)	0	Copy object buffer to FIFO F during write
4807 (OBU6_RFX: Object Buffer 6 Reference Frame X Size)	0	Copy object buffer to FIFO G during write
4808 (OBU7_RFX: Object Buffer 7 Reference Frame X Size)	0	Copy object buffer to FIFO H during write

See also:
Figure 3.28: Object Buffer, p. 72

The eight identical registers OBU0_RFX specify, for each of the eight object buffers, the 11 bit width (pixels) of the reference frame containing the object buffer.

AT1019214

CL-PX2070 Video Processor



Pixel
Semiconductor
A Cirrus Logic Company

4.4.1.3 OBU0_RFX: Object Buffer Reference Frame X Size

Bit #	Access	Reset	Description
5	R/W	0	SSM
4	R/W	0	YBDC
3	R/W	0	XBDC
2	R/W	0	FA

4.4.1.4 OBU0_RFX: Object Buffer Reference Frame X Size

IO Address	IOU RDT	Description
4801 (OBU0_RFX: Object Buffer 0 Reference Frame X Size)	0	Copy object buffer to FIFO A during write
4802 (OBU1_RFX: Object Buffer 1 Reference Frame X Size)	0	Copy object buffer to FIFO B during write
4803 (OBU2_RFX: Object Buffer 2 Reference Frame X Size)	0	Copy object buffer to FIFO C during write
4804 (OBU3_RFX: Object Buffer 3 Reference Frame X Size)	0	Copy object buffer to FIFO D during write
4805 (OBU4_RFX: Object Buffer 4 Reference Frame X Size)	0	Copy object buffer to FIFO E during write
4806 (OBU5_RFX: Object Buffer 5 Reference Frame X Size)	0	Copy object buffer to FIFO F during write
4807 (OBU6_RFX: Object Buffer 6 Reference Frame X Size)	0	Copy object buffer to FIFO G during write
4808 (OBU7_RFX: Object Buffer 7 Reference Frame X Size)	0	Copy object buffer to FIFO H during write

See also:
Figure 3.28: Object Buffer, p. 72

The eight identical registers OBU0_RFX specify, for each of the eight object buffers, the 11 bit width (pixels) of the reference frame containing the object buffer.

Bit #	Access	Reset	Description
15	R/W	0h	Reserved (read as 0)
14	R/W	0h	Reserved (read as 0)
13	R/W	0h	Reserved (read as 0)
12	R/W	0h	Reserved (read as 0)
11	R/W	0h	Reserved (read as 0)
10	R/W	0h	Reserved (read as 0)
9	R/W	0h	Reserved (read as 0)
8	R/W	0h	Reserved (read as 0)
7	R/W	0h	Reserved (read as 0)
6	R/W	0h	Reserved (read as 0)
5	R/W	0h	Reserved (read as 0)
4	R/W	0h	Reserved (read as 0)
3	R/W	0h	Reserved (read as 0)
2	R/W	0h	Reserved (read as 0)
1	R/W	0h	Reserved (read as 0)
0	R/W	0h	Reserved (read as 0)

4.4.1.3 OBu0_LSL: Object Buffer Linear Start Address

IO Address Index	HIU, ROI	Description
4802 (ORU0)_LSL	Object Buffer 0 Linear Start Address (Low)	
4812 (ORU1)_LSL	Object Buffer 1 Linear Start Address (Low)	
4822 (ORU2)_LSL	Object Buffer 2 Linear Start Address (Low)	
4832 (ORU3)_LSL	Object Buffer 3 Linear Start Address (Low)	
4842 (ORU4)_LSL	Object Buffer 4 Linear Start Address (Low)	
4852 (ORU5)_LSL	Object Buffer 5 Linear Start Address (Low)	
4862 (ORU6)_LSL	Object Buffer 6 Linear Start Address (Low)	
4872 (ORU7)_LSL	Object Buffer 7 Linear Start Address (Low)	
4803 (ORU0)_LSH	Object Buffer 0 Linear Start Address (High)	
4813 (ORU1)_LSH	Object Buffer 1 Linear Start Address (High)	
4823 (ORU2)_LSH	Object Buffer 2 Linear Start Address (High)	
4833 (ORU3)_LSH	Object Buffer 3 Linear Start Address (High)	
4843 (ORU4)_LSH	Object Buffer 4 Linear Start Address (High)	
4853 (ORU5)_LSH	Object Buffer 5 Linear Start Address (High)	
4863 (ORU6)_LSH	Object Buffer 6 Linear Start Address (High)	
4873 (ORU7)_LSH	Object Buffer 7 Linear Start Address (High)	

See also Figure 3-28 Object Buffer, p. 72

Registers OBu0_LSL and OBu0_LSH specify the 23 bit linear starting address of the object buffer.

Object Buffer Linear Start Address Low

Bits 15 through 0 of register OBu0_LSL specify the lower 16 bits of the 23 bit linear address.

Bit #	Access	Reset	Description
15	RW	0h	LSB
14	RW	0h	
13	RW	0h	
12	RW	0h	
11	RW	0h	
10	RW	0h	
9	RW	0h	
8	RW	0h	
7	RW	0h	
6	RW	0h	
5	RW	0h	
4	RW	0h	
3	RW	0h	
2	RW	0h	
1	RW	0h	
0	RW	0h	LSB

Object Buffer Linear Start Address High

Bits 5 through 0 of register OBu0_LSH specify the upper 6 bits of the 22 bit linear address.

Bit #	Access	Reset	Description
5	RW	0h	LSB
4	RW	0h	
3	RW	0h	
2	RW	0h	
1	RW	0h	
0	RW	0h	LSB

Object Buffer Linear Start Address High

Bits 5 through 0 of register OBu0_LSH specify the upper 6 bits of the 22 bit linear address.

Bit #	Access	Reset	Description
5	RW	0h	LSB
4	RW	0h	
3	RW	0h	
2	RW	0h	
1	RW	0h	
0	RW	0h	LSB

4.4.1.4 OBu0_BSY: Object Buffer Size

HW Address Index	HIU, ROI	Description
4804 (ORU0)_BSX	Object Buffer 0 Buffer X Size	
4814 (ORU1)_BSX	Object Buffer 1 Buffer X Size	
4824 (ORU2)_BSX	Object Buffer 2 Buffer X Size	
4834 (ORU3)_BSX	Object Buffer 3 Buffer X Size	
4844 (ORU4)_BSX	Object Buffer 4 Buffer X Size	
4854 (ORU5)_BSX	Object Buffer 5 Buffer X Size	
4864 (ORU6)_BSX	Object Buffer 6 Buffer X Size	
4874 (ORU7)_BSX	Object Buffer 7 Buffer X Size	
4805 (ORU0)_BSY	Object Buffer 0 Buffer Y Size	
4815 (ORU1)_BSY	Object Buffer 1 Buffer Y Size	
4825 (ORU2)_BSY	Object Buffer 2 Buffer Y Size	
4835 (ORU3)_BSY	Object Buffer 3 Buffer Y Size	
4845 (ORU4)_BSY	Object Buffer 4 Buffer Y Size	
4855 (ORU5)_BSY	Object Buffer 5 Buffer Y Size	
4865 (ORU6)_BSY	Object Buffer 6 Buffer Y Size	
4875 (ORU7)_BSY	Object Buffer 7 Buffer Y Size	

See also Figure 3-28 Object Buffer, p. 72

Registers OBu0_BSY and OBu0_BSY specify the size of the object buffer.

Object Buffer X Size

The X size of the Object Buffer is its width in pixels. The hardware always forces the LSB to 0.

Bit #	Access	Reset	Description
15	RW	0h	LSB
14	RW	0h	
13	RW	0h	
12	RW	0h	
11	RW	0h	
10	RW	0h	
9	RW	0h	
8	RW	0h	
7	RW	0h	
6	RW	0h	
5	RW	0h	
4	RW	0h	
3	RW	0h	
2	RW	0h	
1	RW	0h	
0	RW	0h	LSB

Object Buffer Y Size

The Y size of the Object Buffer is its height in pixels.

Bit #	Access	Reset	Description
15	RW	0h	LSB
14	RW	0h	
13	RW	0h	
12	RW	0h	
11	RW	0h	
10	RW	0h	
9	RW	0h	
8	RW	0h	
7	RW	0h	
6	RW	0h	
5	RW	0h	
4	RW	0h	
3	RW	0h	
2	RW	0h	
1	RW	0h	
0	RW	0h	LSB

4.4.1.5 OBUo DEC: Object Buffer Decimate Control

I/O Address	IHIU	IHI
4806 (OBUo DEC: Object Buffer 0 Decimate Control)		
4816 (OBUo DEC: Object Buffer 1 Decimate Control)		
4826 (OBUo DEC: Object Buffer 2 Decimate Control)		
4836 (OBUo DEC: Object Buffer 3 Decimate Control)		
4846 (OBUo DEC: Object Buffer 4 Decimate Control)		
4856 (OBUo DEC: Object Buffer 5 Decimate Control)		
4866 (OBUo DEC: Object Buffer 6 Decimate Control)		
4876 (OBUo DEC: Object Buffer 7 Decimate Control)		

Register OBUo DEC specifies the write decimation mask. Fields DM7-DM0 are mapped to each successive group of eight pixels written into the object buffer. If a bit = 0, its corresponding pixel is written; if a bit = 1, its corresponding pixel is dropped.

Bit #	Access	Reset	Description
15	R/W	0h	Reserved (read as 0)
14	R/W	0h	Write Decimation Mask Bit 7
13	R/W	0h	Write pixel to frame buffer
12	R/W	0h	Drop pixel
11	R/W	0h	Write Decimation Mask Bit 6
10	R/W	0h	Write pixel to frame buffer
9	R/W	0h	Drop pixel
8	R/W	0h	Write Decimation Mask Bit 5
7	R/W	0h	Write pixel to frame buffer
6	R/W	0h	Drop pixel
5	R/W	0h	Write Decimation Mask Bit 4
4	R/W	0h	Write pixel to frame buffer
3	R/W	0h	Drop pixel
2	R/W	0h	Write Decimation Mask Bit 3
1	R/W	0h	Write pixel to frame buffer
0	R/W	0h	Drop pixel

4.4.2 MMU: Memory Management Unit

Bit #	Access	Reset	Description
0	R/W	0h	Write Decimation Mask Bit 0
1	R/W	0h	Write pixel to frame buffer
2	R/W	0h	Drop pixel

4.4.2.1 MMU_MCR: Master Control

I/O Address	IHIU	RDT
Index	4000	

Register MMU_MCR specifies the characteristics of the Frame Buffer used by the CL PX2070

Bit #	Access	Reset	Description
15	R/W	0h	Reserved (read as 0)
14	R/W	0h	Write Decimation Mask Bit 7
13	R/W	0h	Write pixel to frame buffer
12	R/W	0h	Drop pixel
11	R/W	0h	Write Decimation Mask Bit 6
10	R/W	0h	Write pixel to frame buffer
9	R/W	0h	Drop pixel
8	R/W	0h	Write Decimation Mask Bit 5
7	R/W	0h	Write pixel to frame buffer
6	R/W	0h	Drop pixel
5	R/W	0h	Write Decimation Mask Bit 4
4	R/W	0h	Write pixel to frame buffer
3	R/W	0h	Drop pixel
2	R/W	0h	Write Decimation Mask Bit 3
1	R/W	0h	Write pixel to frame buffer
0	R/W	0h	Drop pixel

4.4.2.2 MMU_MCR: Master Control

Bit #	Access	Reset	Description
15	R/W	0h	Reserved (read as 0)
14	R/W	0h	Write Decimation Mask Bit 7
13	R/W	0h	Write pixel to frame buffer
12	R/W	0h	Drop pixel
11	R/W	0h	Write Decimation Mask Bit 6
10	R/W	0h	Write pixel to frame buffer
9	R/W	0h	Drop pixel
8	R/W	0h	Write Decimation Mask Bit 5
7	R/W	0h	Write pixel to frame buffer
6	R/W	0h	Drop pixel
5	R/W	0h	Write Decimation Mask Bit 4
4	R/W	0h	Write pixel to frame buffer
3	R/W	0h	Drop pixel
2	R/W	0h	Write Decimation Mask Bit 3
1	R/W	0h	Write pixel to frame buffer
0	R/W	0h	Drop pixel



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070
Video Processor

4.4.3 DWU: Display Window Unit

4.4.3.1 DWU_MCR: Display Window Master Control

IO Address HIU RDT
Index 4100 (DWU_MCR: Display Window Master Control)

See also Figure 3-30 Display Window, p. 77

Register DWU_MCR controls the operation of the display window and indicates to the HIU whether or not the CL PX2080 is present.

IOCS	GFP	GFM	GVSP	GHSP	GRP	UCC	IMS	RSVD				WC3	WC2	WC1	WC0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15	R/W	0	IOCS	Graphics Clock Select	0	1/2x GVCLK	1	1x GPCLK				
14	R/W	0	GFP	Graphics Field Polarity	0	normal polarity	1	inverted polarity				
13	R/W	0	IMS	Graphics Field Mode	0	field polarity determined by value of GHSP on falling GVSP	1	GHSP input used as field select				
12	R/W	0	GVSP	Graphics Vsync Polarity	0	active low	1	active high				
11	R/W	0	GHSP	Graphics Hsync Polarity	0	active low	1	active high				
10	R/W	0	GRP	Graphics Blank Polarity	0	active low	1	active high				
9	R/W	0	OCC	Occluded Window Control	0	Specifies whether the present hardware configuration includes the CL PX2080	1	CL PX2080 is present — system supports occluded windows				
8	R/W	0	GFM	Interface Mode Select	0	Specifies whether the stream stored in the object buffer for display by the current display window is interlaced or non-interlaced	1	Progressive video (non interlaced)				
7	R/W	0000	GVSP	Reserved (read as 0)								

CL-PX2070
Video Processor



Pixel Semiconductor
A Cirrus Logic Company

Bit # Access Reset Description (cont.)

3	R/W	0	WC3	Window 3 Control	0	Disable window	1	Enable window				
2	R/W	0	WC2	Window 2 Control	0	Disable window	1	Enable window				
1	R/W	0	WC1	Window 1 Control	0	Disable window	1	Enable window				
0	R/W	0	WC0	Window 0 Control	0	Disable window	1	Enable window				

4.4.3.2 DWU_HCR: Display Window Horizontal Control Register

IO Address HIU RDT
Index 4101 (DWU_HCR: Display Window Horizontal Control Register)


See also Figure 3-30 Display Window, p. 77
DWU Display Window Unit, p. 76

Register DWU_HCR shares two functions, depending on whether or not the CL PX2070 is operating with the CL PX2080, as specified by Bit OCC of register DWU_MCR.
Horizontal Active Count
When Bit OCC of register DWU_MCR = 0, the CL PX2070 is operating with the CL PX2080, and DWU_HCR specifies the number of pixel periods in the horizontal line active interval for the output CRT display.

RSVD	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15,11	R/W	0h	RSVD	Reserved (read as 0)										
10,0	R/W	0h	IIAC	Horizontal Active Count (0-711h)										



Pixel Semiconductor
A Cirrus Logic Company

CL-PX2070 Video Processor

Minimum Window Separation
When Bit OCC of register DWU0, MC11 = 1, the CL PX2070 is not operating with the CL PX2080, and DWU1 MC11 specifies the minimum number of pixel periods required to separate display windows.

MWS														
RSVD														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0

Bit #	Access	Reset	Description
15:0	R/W	0h	RSVD
7:0	R/W	0h	Minimum Window Separation (0 fH)

4.4.3.3 DWU0_DZF: Display Window Display Zoom Factor

IO Address HIU RDT
4400 (DWU0_DZF) Display Window 0 Display Zoom Factor
4410 (DWU1_DZF) Display Window 1 Display Zoom Factor
4420 (DWU2_DZF) Display Window 2 Display Zoom Factor
4430 (DWU3_DZF) Display Window 3 Display Zoom Factor

Register DWU0_DZF specifies the X and Y zoom factors to be applied to the display window output. Functional only when used with CL PX2080. Specifies zoom factor. The image is scaled according to the following formula:

$$\text{Scaling} = \frac{1}{\text{Zoom Factor}}$$

For example, a zoom factor of 128 yields a scaling factor of 2. A scaling factor of one (no change in image size) is selected by entering a zoom factor of zero.


NOTE: The contents of the object buffer are not affected by the zoom factors.

Y/ZOOM														
X/ZOOM														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0

Bit #	Access	Reset	Description
15:0	R/W	0h	Y/ZOOM Y Zoom Factor — line replication value (0 fH)
7:0	R/W	0h	X/ZOOM X Zoom Factor — pixel replication value (0 fH)

ATI019216

CL-PX2070 Video Processor



Pixel Semiconductor
A Cirrus Logic Company

4.4.3.4 DWU0_RFX: Display Window Reference Frame X Size

IO Address HIU RDT
4401 (DWU0_RFX) Display Window 0 Reference Frame X Size
4411 (DWU1_RFX) Display Window 1 Reference Frame X Size
4421 (DWU2_RFX) Display Window 2 Reference Frame X Size
4431 (DWU3_RFX) Display Window 3 Reference Frame X Size

See also Figure 3-30 Display Window, p. 77

Register DWU0_RFX specifies the 11 bit pixel width of the reference frame containing the display window.

RSVD										
RFX										
15	14	13	12	11	10	9	8	7	6	5 4 3 2 1 0

Bit # Access Reset Description

15:11 R/W 0h RSVD Reserved (read as 0)

10:0 R/W 0h RFX Reference Frame X size (0 fH)

4.4.3.5 DWUd_LSH: Display Window Linear Start Address

IO Address Index	HIU, RDT
4402 (DWUd_LSH) Display Window 0 Linear Start Address Low	
4412 (DWUd_LSH) Display Window 1 Linear Start Address Low	
4422 (DWUd_LSH) Display Window 2 Linear Start Address Low	
4432 (DWUd_LSH) Display Window 3 Linear Start Address Low	
4403 (DWUd_LSH) Display Window 0 Linear Start Address High	
4413 (DWUd_LSH) Display Window 1 Linear Start Address High	
4423 (DWUd_LSH) Display Window 2 Linear Start Address High	
4433 (DWUd_LSH) Display Window 3 Linear Start Address High	

See also Figure 3-30 Display Window, p. 77

Registers DWUd_LSH and DWUd_LSH specify the 23 bit linear starting address of the display window.

Display Window Linear Start Address Low

Bits 15 through 0 of register DWUd_LSH specify the lower 16 bits of the 23 bit linear address.

Bit #	Access	Reset	Description
15	R/W	0h	LSL Linear Start Address Low Specifies the lower 16 bits of the 23 bit linear starting address (0-7fffh)
0	R/W	0	LSB Linear Start Address (LSB must = 0)

Display Window Linear Start Address High

Bits 6 through 0 of register DWUd_LSH specify the upper 7 bits of the 23 bit linear address.

Bit #	Access	Reset	Description
15	R/W	0h	LSH Linear Start Address High Specifies the upper 7 bits of the 23 bit linear starting address (0-7fh)
6	R/W	0h	LSH Linear Start Address High Specifies the upper 7 bits of the 23 bit linear starting address (0-7fh)

4.4.3.6 DWUd_WSX: Display Window Size

IO Address Index	HIU, RDT
4404 (DWUd_WSX) Display Window 0 Window X Size	
4414 (DWUd_WSX) Display Window 1 Window X Size	
4424 (DWUd_WSX) Display Window 2 Window X Size	
4434 (DWUd_WSX) Display Window 3 Window X Size	
4405 (DWUd_WSY) Display Window 0 Window Y Size	
4415 (DWUd_WSY) Display Window 1 Window Y Size	
4425 (DWUd_WSY) Display Window 2 Window Y Size	
4435 (DWUd_WSY) Display Window 3 Window Y Size	

See also Figure 3-30 Display Window, p. 77

Registers DWUd_WSX and DWUd_WSY specify the size of the display window.

Display Window X Size

Register DWUd_WSX specifies the X dimension of the display window in pixels

Bit #	Access	Reset	Description
15	R/W	0h	RSVD Reserved (read as 0)
14	R/W	0h	WSX Window X Size (LSB must = 0)
13	R/W	0h	WSX Window X Size (LSB must = 0)
12	R/W	0h	WSX Window X Size (LSB must = 0)
11	R/W	0h	WSX Window X Size (LSB must = 0)
10	R/W	0h	WSX Window X Size (LSB must = 0)
9	R/W	0h	WSX Window X Size (LSB must = 0)
8	R/W	0h	WSX Window X Size (LSB must = 0)
7	R/W	0h	WSX Window X Size (LSB must = 0)
6	R/W	0h	WSX Window X Size (LSB must = 0)
5	R/W	0h	WSX Window X Size (LSB must = 0)
4	R/W	0h	WSX Window X Size (LSB must = 0)
3	R/W	0h	WSX Window X Size (LSB must = 0)
2	R/W	0h	WSX Window X Size (LSB must = 0)
1	R/W	0h	WSX Window X Size (LSB must = 0)
0	R/W	0h	WSX Window X Size (LSB must = 0)

Display Window Y Size

Register DWUd_WSY specifies the Y dimension of the display window in pixels

Bit #	Access	Reset	Description
15	R/W	0h	RSVD Reserved (read as 0)
14	R/W	0h	WSY Window Y Size (LSB must = 0)
13	R/W	0h	WSY Window Y Size (LSB must = 0)
12	R/W	0h	WSY Window Y Size (LSB must = 0)
11	R/W	0h	WSY Window Y Size (LSB must = 0)
10	R/W	0h	WSY Window Y Size (LSB must = 0)
9	R/W	0h	WSY Window Y Size (LSB must = 0)
8	R/W	0h	WSY Window Y Size (LSB must = 0)
7	R/W	0h	WSY Window Y Size (LSB must = 0)
6	R/W	0h	WSY Window Y Size (LSB must = 0)
5	R/W	0h	WSY Window Y Size (LSB must = 0)
4	R/W	0h	WSY Window Y Size (LSB must = 0)
3	R/W	0h	WSY Window Y Size (LSB must = 0)
2	R/W	0h	WSY Window Y Size (LSB must = 0)
1	R/W	0h	WSY Window Y Size (LSB must = 0)
0	R/W	0h	WSY Window Y Size (LSB must = 0)

4.4.3.7 DWUd_DS: Display Window Display Start

IO Address	IOU RDT
4406 (DWU0_DSX Display Window 0 Display X Start)	
4416 (DWU1_DSX Display Window 1 Display X Start)	
4426 (DWU2_DSX Display Window 2 Display X Start)	
4436 (DWU3_DSX Display Window 3 Display X Start)	
4407 (DWU0_DSY Display Window 0 Display Y Start)	
4417 (DWU1_DSY Display Window 1 Display Y Start)	
4427 (DWU2_DSY Display Window 2 Display Y Start)	
4437 (DWU3_DSY Display Window 3 Display Y Start)	

See also Figure 3-30 Display Window, p. 77

Registers DWUd_DSX and DWUd_DSY specify the location of the top left corner of the display window relative to the top left corner of the output CRT display.

Display Window Display X Start

Register DWUd_DSX specifies the pixel offset from the CRT column 0 to the left most column of the display window

DSX															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit # Access Reset Description

15:12	R/W	0h	RSVD	Reserved (read as 0)
11:0	R/W	0h	DSX	Display X Start (0-767h)

Display Window Display Y Start

Register DWUd_DSY specifies the pixel offset from the CRT row 0 to the top most row of the display window

NSVD																ASD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										</

Bit # Access Reset Description

15:12	R/W	0h	RSVD	Reserved (read as 0)
11:0	R/W	0h	DSY	Display Y Start (0-767h)

ATI019220

5. ELECTRICAL SPECIFICATIONS

5.1 Absolute Maximum Ratings

This section lists the absolute maximum ratings of the CL-PX2070. Stresses above those listed can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

Storage temperature	65° to +150° C
Voltage on any pin with respect to ground	0.5 Volts to V_{IH} +0.5V
Power Supply Voltage	7V
Lead Temperature (10 seconds)	300° C

5.2 CL-PX2070 Specifications (Digital)

Symbol	Parameter	MIN	MAX	Units	Conditions
VDD	Power Supply Voltage	4.75	5.25	V	Normal Operation
V _L	Input Low Voltage	0	0.8	V	
V _H	Input High Voltage	2.0	$V_{DD} + 0.8$	V	
V _{OL}	Output Low Voltage		0.4	V	$I_{OL} = 4$ mA
V _{OH}	Output High Voltage	2.4		V	$I_{OH} = 400$ μ A
I _{DD}	Digital Supply Current		N/A	mA	V_{DD} Nominal
I _{DD1}	Total Supply Current		N/A	mA	Note 1
I _L	Input Leakage	-10	10	μ A	$0 < V_{IN} < V_{IH}$
C _{IN}	Input Capacitance		10	pF	
C _{OUT}	Output Capacitance		10	pF	

NOTE: 1) I_{DD1} is the sum of I_{DD} + DACI_{DD} + CLKI_{DD}, and must be ≤ 200 mA (package constraint)

2) DACVSS must not exceed V_{DD}.

5.3 CL-PX2070 DC Characteristics

(VDD = 5V 5%, T_A = 0° to 70° C, unless otherwise specified)

Symbol	Parameter	MIN	MAX	Units	Conditions
I _{ON}	Output Current		21	mA	$V_{IN} = 1$ V
C _o	Output Capacitance		12	pF	Blank = V _{OL} MAX

NOTE: 1) t_{12} is measured from the 50% point of V(D)CLK to 50% point of full scale transition
2) Load is 37.5 ohms and 30 pF per analog output
3) t_{H1} = 8.8 nA
4) t_{H2} is measured from 10% to 90% full scale
5) t_{H3} is measured from 50% point of full scale transition to output remaining within 2% of final value
6) Outputs loaded identically
7) About the mid point of the distribution of the three DACs measured at full scale deflection

5.4 AC Characteristics/Timing Information

This section includes system timing requirements for the CL-PX2070. Timings are provided in nanoseconds (ns), at TTL input levels, with the ambient temperature varying from 0 to 70°C, and V_{CC} varying from 4.75 to 5.25V DC.

NOTE: 1 All timings assume a load of 50 pF
2 TTL signals are measured at TTL threshold. CMOS signals are measured at CMOS threshold

5.4.1 Index of Timing Information

Item	Page Number
IO Timing (ISA Bus) (Table 5-1)	155
Figure 5-1 IO Timing (ISA Bus)	155
DMA Timing (ISA Bus) (Table 5-2)	156
Figure 5-2 DMA Timing (ISA Bus)	156
MCA I/O Cycle Timing (Table 5-3)	157
Figure 5-3 MCA I/O Cycle Timing	158
CDSFDBK Timing (MCA Bus) (Table 5-4)	159
Figure 5-4 CDSFDBK Timing (MCA Bus)	159
CODELUP Timing (MCA Bus) (Table 5-5)	159
Figure 5-5 CODELUP Timing (MCA Bus)	159
Local Hardware Interface Mode Write (Table 5-6)	160
Figure 5-6 Write Timing (Local Hardware Interface)	160
Local Hardware Interface Mode Read (Table 5-7)	161
Figure 5-7 Read Timing (Local Hardware Interface)	161
Local Hardware Interface Mode DMA Timing (Table 5-8)	162
Figure 5-8 DMA Timing (Local Hardware Interface)	163
Input Video Timing (Table 5-9)	164
Figure 5-9 Input Video Timing	164
Input Video Timing (Table 5-10)	165
Figure 5-10 Input Video Timing	165

ATI019221

5.4.2 I/O Timing (ISA Bus)

Table 5-1. I/O Timing (ISA Bus)

Symbol	Parameter	MIN	MAX	Unit
t_1	Setup time, valid address to IOR/IOW* active	30		ns
t_2	Delay, IOR/IOW* active to DEN* active, DDH1 change	4	20	ns
t_3	Delay, IOR/IOW* active to data out low Z	4	75	ns
t_4	Delay, IOR/IOW* active to data out valid		75	ns
t_5	Pulse width, IOR/IOW*	100		ns
t_6	Delay, IOR/IOW* inactive to DEN* inactive, DDH1 change	4	20	ns
t_7	IOR/IOW* active to Three State delay	4	20	ns
t_8	Address hold time from IOR/IOW* active	0		ns
t_9	Setup time, data valid to IOW* inactive	50		ns
t_{10}	Hold time, IOW* inactive to data invalid	0		ns
t_{11}	Delay, IOW* inactive to next IOW* or IOR* active	80		ns
t_{12}	Setup, AEN rising edge to IOW* or IOR* active	20		ns
t_{13}	Delay, IOW* or IOR* inactive to AEN falling edge	0		ns

NOTE: AEN must be low




Figure 5-1. I/O Timing (ISA Bus)



Pixel
Semiconductor
A Cirrus Logic Company

5.4.3 DMA Timing (ISA Bus)

Table 5-2. DMA Timing (ISA Bus)

Symbol	Parameter	MIN	MAX	Unit
t ₁	Delay, IOW*/IOW* active to DEN* active, DDIR change	4	20	ns
t ₂	Delay, IOW* active to data out low Z	4	75	ns
t ₃	Delay, IOW* active to data out valid		75	ns
t ₄	Pulse width, IOW*/IOW*	100		ns
t ₅	Delay, IOW*/IOW* inactive to DEN* inactive, DDIR change	4	20	ns
t ₆	IOW* inactive to Three State delay	4	20	ns
t ₇	Setup time, data valid to IOW* active	50		ns
t ₈	Hold time, IOW* inactive to data invalid	0		ns
t ₉	Delay, IOW* inactive to next IOW* or IOW* active	80		ns
t ₁₀	Delay, IOW* rising edge to DMACK* inactive			ns




Figure 5-2. DMA Timing (ISA Bus)



Pixel
Semiconductor
A Cirrus Logic Company

5.4.4 MCA I/O Cycle Timing

Table 5-3. MCA I/O Cycle Timing

Symbol	Parameter	MIN	MAX	Unit
t ₁	Setup time, address valid to ADL* active	40		ns
t ₂	Setup time, status valid to ADL* active	7		ns
t ₃	Pulse width, ADL*	35		ns
t ₄	Hold time, status from ADL* inactive	20		ns
t ₅	Hold time, address, MIO* from ADL* inactive	25		ns
t ₆	Setup time, address valid to CMD* active	80		ns
t ₇	Setup time, status valid to CMD* active	50		ns
t ₈	Setup time, ADL* active to CMD* active	35		ns
t ₉	Pulse width, CMD*	90		ns
t ₁₀	Hold time, address, from CMD* active	25		ns
t ₁₁	Hold time, status, from CMD* active	25		ns
t ₁₂	Setup time, write data valid to CMD* active	15		ns
t ₁₃	Hold time, write data valid from CMD* active	0		ns
t ₁₄	Delay, CMD* active to read data valid	45		ns
t ₁₅	Delay, CMD* inactive to read data invalid	0		ns
t ₁₆	Delay, CMD* inactive to read data high Z	30		ns
t ₁₇	Delay, CMD* active to DEN* active / DDIR change	35		ns
t ₁₈	Delay, CMD* inactive to DEN* inactive / DDIR change	20		ns
t ₁₉	Delay, CMD* inactive to CMD* active			ns

AT1019222

5.4.5 CDSFDBK Timing (MCA Bus)

Table 5-4. CDSFDBK Timing (MCA Bus)

Symbol	Parameter	MIN	MAX	Unit
t_1	Address, MIO* valid to CDSFDBK delay		55	ns
t_2	Address, MIO* invalid, CDSFDBK inactive	0		ns

NOTE: Slaves do not drive CD_S_FDBK when they are selected by the 'card setup' signal




Figure 5-4. CDSFDBK Timing (MCA Bus)

5.4.6 CDSETUP Timing (MCA Bus)

Table 5-5. CDSETUP Timing (MCA Bus)

Symbol	Parameter	MIN	MAX	Unit
t_1	CD_SETUP* active setup to ADL* active	10		ns
t_2	CMD* active to CD_SETUP* inactive hold	25		ns
t_3	ADL* inactive to CD_SETUP* inactive hold	20		ns




Figure 5-5. CDSETUP Timing (MCA Bus)





Figure 5-3. MCA I/O Cycle Timing

5.4.7 Write Timing (Local Hardware Interface)

Table 5-6. Local Hardware Interface Mode Write

Symbol	Parameter	MIN	MAX	Unit
t ₁	period, PCLK	30		ns
t ₂	pulse width, PCLK	12		ns
t ₃	setup time, IOW*: CS* to PCLK rising edge	10		ns
t ₄	setup time, CS*: RS[4:0] to IOW*	1		cycle
t ₅	pulse width, IOW*	2		cycle
t ₆	hold time, PCLK rising edge to IOW*: CS*	2		ns
t ₇	delay, IOW* inactive to IOW* or IOR* active	2		cycles
t ₈	setup time, DATA valid to IOW* inactive	15		ns
t ₉	hold time, CS*: RS[4:0], DATA valid to IOW* inactive	2		ns
t ₁₀	delay, PCLK rising edge to READY* active	4	20	ns
t ₁₁	delay, IOW* inactive to READY* inactive	4	20	ns
t ₁₂	pulse width, READY*	1	2	cycles
t ₁₃	delay, IOW* active to READY* active	1	1	cycle

NOTE: 1) CS*, IOW*, RS[4:0] must be asserted
2) If IOW* exceeds 2 cycles, READY* is negated after 2 cycles. In this case, t₁₁ is referenced to CLK.



NOTE:

Timing is shown relative to clock. Internally, Data, R/W, RS[3:1] must be stable entire cycle following CS* active. Data is written on 2nd rising edge after CS* is asserted.

Figure 5-6. Write Timing (Local Hardware Interface)

5.4.8 Read Timing (Local Hardware Interface)

Table 5-7. Local Hardware Interface Mode Read

Symbol	Parameter	MIN	MAX	Unit
t ₁	period, PCLK	30		ns
t ₂	pulse width, PCLK	12		ns
t ₃	setup time, IOR*: CS* active to CLK rising edge	12		ns
t ₄	setup time, CS*: RS[4:0] valid to IOR* active	1		cycle
t ₅	pulse width, IOR*	3		cycles
t ₆	hold time, PCLK rising edge to IOR* inactive, CS* inactive	2		ns
t ₇	delay, IOR* inactive to IOR* or IOW* active	2		cycles
t ₈	delay, IOR* active to DATA low impedance	4	20	ns
t ₉	delay, IOR* active to DATA valid	4	40	ns
t ₁₀	hold time, IOR* inactive to DATA, CS*: RS[4:0] invalid	2		ns
t ₁₁	delay, PCLK rising edge to READY* active	4	20	ns
t ₁₂	delay, IOR* active to READY* active	1	1	cycles
t ₁₃	pulse width, READY*	2	2	cycles
t ₁₄	delay, PCLK rising edge to READY* inactive	4	20	ns
t ₁₅	delay, IOR* inactive to DATA high impedance	2	20	ns




Figure 5-7. Read Timing (Local Hardware Interface)




Pixel Semiconductor
A Cirrus Logic Company

CI-PX2070
Video Processor

001E01T450006

CI-PX2070
Video Processor



Pixel Semiconductor
A Cirrus Logic Company

5.4.9 I/O DMA Timing (Local Hardware Interface)

Table 5-8. Local Hardware Interface Mode DMA Timing

Symbol	Parameter	MIN	MAX	Unit
t ₁	period, PCLK			ns
t ₂	pulse width, PCLK			ns
t ₃	setup time, DMACK*, IOR*/OW*, CS*, BLAST* active to PCLK rising edge			ns
t ₄	delay, DMACK* active to CS* active			cycle
t ₅	delay, CS* active to IOR*/OW* active			cycle
t ₆	delay, CS* active to IOR*/OW* inactive			cycles
t ₇	delay, IOR*/OW* active to CHRDY* active			cycles
t ₈	delay, PCLK rising edge to CHRDY* active			ns
t ₉	delay, PCLK rising edge to read DATA valid			ns
t ₁₀	hold time, PCLK rising edge to read DATA invalid, READY inactive			ns
t ₁₁	delay, PCLK rising edge to IOR*/OW*, CS*, BLAST*, DMACK* inactive			ns
t ₁₂	setup time, write DATA valid to CHRDY* active			ns
t ₁₃	hold time, write DATA valid to PCLK rising edge			ns
t ₁₄	delay, PCLK rising edge to READY* inactive			ns
t ₁₅	delay, READY* inactive to DATA high impedance			ns




Figure 5-8. DMA Timing (Local Hardware Interface)

A710190225

Figure 5-10. Input Video Timing



Pipel Semiconductor
A Cirrus Logic Company

multiplier control (4)
stream tap value (6)
transfer enable, signal DTE 23
DC characteristics 133
DMA 18, 19
debug
control 83
read 84
enable 83
support registers, accessing 85
denormation, write 76
default (local hardware interface) configuration 28
DMA 18, 19
detailed signal descriptions 18 24
diagnostic
information, accessing 84
mode, controlling 83
display
start 152
window 77
posting operation control 85
zoom factor 148
Display Window Unit, see DWU
DMA
acknowledge, signal DMACK 18, 20
cycles
ISA bus interface 12
local hardware interface 36
direction 85
enable 85
request
signal DMAHQ 18
signal DMAHQ 20
DMACK 18, 20
DMAHQ 18
DMAHQ 20
DTE 23
DWU 76
master control 146
register posting mode 85
registers 138
DWU DSA Display Start 152
DWU DZE Display Zoom Factor 148
DWU HAC Horizontal Active Count 147
DWU LSO Linear Start Address 150
DWU MCR Master Control 146
DWU RFX Reference Frame X Size 149
DWU WSA Window Size 151

E

electrical specifications 151 165
enable input, signal VLEN 22

170

PRELIMINARY DATA SHEET

CL-PX2070 Video Processor

enable input, signal VLEN 22
end 115
X column integer index 122, 134
Y row integer index 123, 135
error detection trap 84
execution enable 83
exit point 127
external configuration 28

F

FBAIS 0123
FREQ 0123
FCLK 23
FDIV 23
field
count 107, 120
interrupt request 108, 121
register 62
ID 42
polarity select 109, 121, 133
toggle 42, 124
and field ID, control registers 42

FIFO

association 75, 127, 141
control/status indicators, accessing 50
flag
empty 125
full 125
overflow 126
underflow 126
overflow 87, 126
ready, signal FDIV 23
underflow 86
write clock, signal FCLK 23
frame buffer
accessing
in ISA or MCA mode 88
in local hardware interface mode 88
addressing
16 bit 79
32 bit 71
configuration 37, 79, 145
data formats 59
depth 79, 145
interface
detailed signal descriptions 23
pin assignments 17
signals 23
type 82
functional
block diagram 75
description, CL-PX2070 25, 79

October 1992

ATI019229

CL-PX2070 Video Processor

G
GRL 21
GHS 21
GPCLK 21
graphics
blank polarity 146
hold
mode 146
polarity 146
hsync polarity 146
overlay interface
detailed signal descriptions 21
pin assignments 16
vsync polarity 146
ground
for digital logic and interface buffers, signal VSS 24
GVS 21

H

hardware configuration 27
data, storing 82
HIU 27-38
register address map 81
registers 81, 89
HIU_CSU Configuration Setup 82
HIU_DBG Debug Control 83
HIU_DRD Debug Read 84
access to 83
HIU_IMD Indexed Memory Data 88
HIU_IRQ Interrupt Request 86
HIU_MDT Memory Data Port 88
HIU_OCS Operation Control/Status 85
HIU_RDT Register Data Port 88
HIU_RIN Register Index 87
registers accessed by the Register Data Port 81
horizontal
active
count 147
delay 96
pixels 97
and composite blanking, signal V2HB 22
and vertical references, control registers 44
period 97
sync
signal GHS 21
signal VHS 21
signal V2CLK 22
signal V2HS 22
width 96
horizontal/composite blanking, signal V1HB 21
Host Interface Unit, see HIU

October 1992




Pipel Semiconductor
A Cirrus Logic Company

host system
bus 82
configuration 29
IO pins 40
specifying 82
I
address map
used by host system 82
address maps 37
pins, host system bus 30
read
signal IOR 18, 20
timing
local hardware interface 161, 162
write
signal IOW 18, 20
timing
ISA bus 155, 156
local hardware interface bus 161
IO address maps 37
index
address, automatic increment control 87
local memory data 88
value, specifying 87
input
data format 110, 133
enable
signal V1EN 22
signal V2EN 22
format
converter 52
Input Processor Unit 2 see IPU2
stream, specifying the format of 110
sync control 40
tag
multiplexer, controlling the input selection 110
unit 54, 55
video
stream 40
VIU input/output mode 92
voltages 151
Input Processor Unit 1 see IPU1
interface mode 121, 133
select 146
specifying interlaced or non interlaced 110
internal sync generator
controls for 49
references 45
interrupt
enable, mask 86

17

PRELIMINARY DATA SHEET



Pixel Semiconductor
A Cirrus Logic Company

OPU MCR Master Control 111
OPU XBR X Begin 134
OPU XBR X End 134
OPU YBR Y Begin 135
OPU YBR Y End 135
ordering information 167
output data
format 110
lag 110
stream, specifying the format of 110
lag
code 129
multiplexer, operation codes 129
Output Format Converter 58, 69
Output Processor Unit, see OPU
output voltages 133
overflow condition, FIFO 87
lag 126

P

package dimensions 146
PCLK 20
phase
signal V1P11 22
signal V2P11 22
pin
assignment table 15
diagram
ISA bus interface 12
local hardware interface 14
MCA bus interface 13
information 12-17
Pixel
clock, signal GPCCLK 21
count 106
current line 106
register 62
current line 119
Plastic Quad Flat Pack, 160 lead 12
polarity
graphics blank 146
graphics hold 146
graphics hsync 146
graphics vsync 146
port address
configuration 37
select 82
posting mode control 85
power
and ground

CL-PX2070 Video Processor

detailed signal descriptions 24
signals 24
interface
pin assignments 17
supply voltage 153
power supply voltage 153
PQFP 12
prescaler enable 110, 121
processor clock, signal PCLK 20
processor interface
ISA bus mode
detailed signal descriptions 18
pin assignments 15
local hardware interface mode
detailed signal descriptions 20
pin assignments 16
MCA bus mode
detailed signal descriptions 19
pin assignments 15
pseudocolor, 8 bit
as input to the Chrominance Interpolator 54
video input stream formats 53

R

RIAS[1:0] 23
Reference Frame
allocation 71
X size 141, 149
Reference Frame Unit, see RFU
register
address map, HIU 81
bit assignments, external and default (local hardware interface) configurations 27
data
VO 88
port 88
index 87
posting
DMU mode 85
enabling or disabling logic 85
normal 85
operation, forcing 85
select, signals RS[2:1] 20
register access
cycles
ISA bus interface 31
MCA bus interface 34
during a read cycle 85
registers
HIU 81, 89
RFU 136-152
VRU 90-99

CL-PX2070 Video Processor


reset
auto 86
signal CDRESET 20
signal RESET 18, 21
soft 86
RFU 70-79
registers 136-152
RGB, 16 bit
video stream input formats 53
row address strobes, signals RAS[1:0] 23
RS[2:1] 20

S

S0* 19
S1* 19
SBCLK 23
SBME* 19
sequencer enable 124
Sequencer Instruction Memory 49, 127
breakpoint 83
current index 84
Sequencer Instruction Unit, see SIU
serial bus clock, signal SBCLK 23
signal descriptions, detailed 18-24
Name Buffer
interface 23
graphics overlay interface 21
power and ground 24
processor interface
ISA bus mode 18
local hardware interface mode 20
MCA bus mode 19
Video Port 1 21
Video Port 2 22

single

step enable 83
sweep mode 75, 141
SIU 46
debug mode 83
bailing 83
master control 124
registers 102
master control 124
SIU FCS: FIFO Control/Status 124
SIU FOU: FIFO Overflow/Underflow 126
SIU MCR: Master Control 124
SIU SIM
Instruction Fields 49
SIU SIM Sequencer Instruction Memory 127
restoring 83
SOE[1:0]* 23



Pixel Semiconductor
A Cirrus Logic Company

soft reset 86
specifications, electric 153 165
stall
mode 91
request, signal STALLREQ* 22
STALL* 22
STALLREQ* 22
Stall Index 124
status
read select 85
signal S0* 19
signal S1* 19
storage temperature 153
strobes
column address, signal CAS[1:0] 23
row address, signals RAS[1:0] 23
supply currents, digital and total 153
sync
control inputs 40
horizontal
signal GHS 21
signal VHS 21
signal V2CLK 22
signal V2HS 22
modes 74
input and output control registers 43
vertical
/composite, signal VVVS 21
/composite, signal V2VS 22
signal GVS 21
system bus width 82

T

lag 131, 132
format 128
operation 129
tagging data 16
timeout condition
in watchdog timer 87
timing
CODETUP* (MCA bus) 159
CODETDB* (MCA bus) 159
IO read
local hardware interface 161, 162
IO write
ISA bus 155, 156
local hardware interface bus 164
information/AC characteristics 153 165
write cycle (MCA bus) 157

AT1019231

NOTES

NOTES

ATI019233



Cirrus Logic Direct Sales Offices

Domesic

N. CALIFORNIA
San Jose
TEL: 408/436-7110
FAX: 408/437-8960

S. CALIFORNIA
Tustin
TEL: 714/258-8303
FAX: 714/258-8307

Thousand Oaks
TEL: 805/371-5381
FAX: 805/371-5382

ROCKY MT AREA
Boulder, CO
TEL: 303/939-9739
FAX: 303/440-5712

S. CENTRAL AREA
Austin, TX
TEL: 512/794-8490
FAX: 512/794-8069

Plano, TX
TEL: 214/985-2334
FAX: 214/964-3119

CENTRAL AREA
Chicago, IL
TEL: 708/490-5940

N. EASTERN AREA
Andover, MA
TEL: 508/474-9300
FAX: 508/474-9149

New Brunswick, NJ
TEL: 908/603-7757
FAX: 908/603-7756

S. EASTERN AREA
Boca Raton, FL
TEL: 407/362-5225
FAX: 407/362-5235

International

JAPAN
Tokyo
TEL: 81/3-5389-5300
FAX: 81/3-5389-5540

SINGAPORE
TEL: 65/3532122
FAX: 65/3532166

TAIWAN
Taipei
TEL: 886/2-718-4533
FAX: 886/2-718-4526

GERMANY
Herrsching
TEL: 49/8152-2030
FAX: 49/8152-6211

UNITED KINGDOM
Hertfordshire, England
TEL: 44/0727-872424
FAX: 44/0727-875919

The Company

Cirrus Logic, Inc., is a leading supplier of high-integration peripheral controller circuits for mass storage, graphics, and data communications. The company also produces state-of-the-art software and firmware to complement its product lines. Cirrus Logic technology is used in leading-edge personal computers, engineering workstations, and office automation.

Pixel Semiconductor, Inc., a subsidiary of Cirrus Logic, Inc., is a developer of integrated circuits for advanced display systems. These circuits enable the integration of real-time video with traditional computer graphics.

Cirrus Logic's fabless manufacturing strategy, unique in the semiconductor industry, employs a full manufacturing infrastructure to ensure maximum product quality, availability and value for our customers.

Talk to our systems and applications specialists; see how you can benefit from a new kind of semiconductor company.

© Copyright Pixel Semiconductor, Inc., 1992

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Pixel Semiconductor, Inc., believes that the information contained in this document is accurate and reliable. However, it is marked Preliminary and is subject to change without notice. Pixel Semiconductor, Inc., assumes no responsibility for its use, nor for infringements of patents or other rights of third parties. This document implies no license under patents or copyrights. Trademarks in this document belong to their respective companies.

CIRRUS LOGIC, Inc., 3100 West Warren Ave. Fremont, CA 94538
TEL: 510/623-8000 FAX: 510/226-2180

742070 001

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☒ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☒ **FADED TEXT OR DRAWING**
- ☒ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.